Very short critical path implementation of AES with direct logic gates

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages51-68
Number of pages18
Volume7631 LNCS
DOIs
Publication statusPublished - 2012
Event7th International Workshop on Security, IWSEC 2012 - Fukuoka, Japan
Duration: Nov 7 2012Nov 9 2012

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume7631 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other7th International Workshop on Security, IWSEC 2012
CountryJapan
CityFukuoka
Period11/7/1211/9/12

Fingerprint

Critical Path
Logic gates
Logic
High Speed
Towers
Hardware Implementation
Hardware
Isomorphic
Optimization

Keywords

  • AES
  • MixColumns
  • mixed bases
  • SubBytes
  • type-I optimal normal basis

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Nekado, K., Nogami, Y., & Iokibe, K. (2012). Very short critical path implementation of AES with direct logic gates. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 7631 LNCS, pp. 51-68). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 7631 LNCS). https://doi.org/10.1007/978-3-642-34117-5-4

Very short critical path implementation of AES with direct logic gates. / Nekado, Kenta; Nogami, Yasuyuki; Iokibe, Kengo.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 7631 LNCS 2012. p. 51-68 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 7631 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nekado, K, Nogami, Y & Iokibe, K 2012, Very short critical path implementation of AES with direct logic gates. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 7631 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 7631 LNCS, pp. 51-68, 7th International Workshop on Security, IWSEC 2012, Fukuoka, Japan, 11/7/12. https://doi.org/10.1007/978-3-642-34117-5-4
Nekado K, Nogami Y, Iokibe K. Very short critical path implementation of AES with direct logic gates. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 7631 LNCS. 2012. p. 51-68. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/978-3-642-34117-5-4
Nekado, Kenta ; Nogami, Yasuyuki ; Iokibe, Kengo. / Very short critical path implementation of AES with direct logic gates. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 7631 LNCS 2012. pp. 51-68 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{7419a237ef874bf49e20cae5f3992a4a,
title = "Very short critical path implementation of AES with direct logic gates",
abstract = "A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).",
keywords = "AES, MixColumns, mixed bases, SubBytes, type-I optimal normal basis",
author = "Kenta Nekado and Yasuyuki Nogami and Kengo Iokibe",
year = "2012",
doi = "10.1007/978-3-642-34117-5-4",
language = "English",
isbn = "9783642341168",
volume = "7631 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "51--68",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Very short critical path implementation of AES with direct logic gates

AU - Nekado, Kenta

AU - Nogami, Yasuyuki

AU - Iokibe, Kengo

PY - 2012

Y1 - 2012

N2 - A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

AB - A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

KW - AES

KW - MixColumns

KW - mixed bases

KW - SubBytes

KW - type-I optimal normal basis

UR - http://www.scopus.com/inward/record.url?scp=84868339687&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84868339687&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-34117-5-4

DO - 10.1007/978-3-642-34117-5-4

M3 - Conference contribution

AN - SCOPUS:84868339687

SN - 9783642341168

VL - 7631 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 51

EP - 68

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -