Software defined radio prototype for PHS and IEEE 802.11 wireless LAN

Hiroyuki Shiba; Takashi Shono; Yushi Shirato; Ichihiko Toyoda; Kazuhiro Uehara; Masahiro Umehira

Software defined radio prototype for PHS and IEEE 802.11 wireless LAN

Hiroyuki Shiba, Takashi Shono, Yushi Shirato, Ichihiko Toyoda, Kazuhiro Uehara, Masahiro Umehira

Research output: Contribution to journal › Article › peer-review

Abstract

A software defined radio (SDR) prototype based on a multiprocessor architecture (MPA) is developed. Software for Japanese personal handy phone system (PHS) of a 2G mobile system, and IEEE 802.11 wireless LAN, which has much wider bandwidth than the 2G system, is successfully implemented. Newly developed flexible-rate pre/post-processor (FR-PPP) achieves the flexibility and wideband performance that the platform needs. This paper shows the design of the SDR prototype and evaluates its performance by experiments that include PHS processor load and wireless LAN throughput characteristics and processor load.

Original language	English
Pages (from-to)	2694-2702
Number of pages	9
Journal	IEICE Transactions on Communications
Volume	E85-B
Issue number	12
Publication status	Published - Dec 2002
Externally published	Yes

ASJC Scopus subject areas

Software
Computer Networks and Communications
Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Software defined radio prototype for PHS and IEEE 802.11 wireless LAN'. Together they form a unique fingerprint.

Cite this

@article{1ca74d4b16b04f5c81e1284286e9d92c,

title = "Software defined radio prototype for PHS and IEEE 802.11 wireless LAN",

abstract = "A software defined radio (SDR) prototype based on a multiprocessor architecture (MPA) is developed. Software for Japanese personal handy phone system (PHS) of a 2G mobile system, and IEEE 802.11 wireless LAN, which has much wider bandwidth than the 2G system, is successfully implemented. Newly developed flexible-rate pre/post-processor (FR-PPP) achieves the flexibility and wideband performance that the platform needs. This paper shows the design of the SDR prototype and evaluates its performance by experiments that include PHS processor load and wireless LAN throughput characteristics and processor load.",

author = "Hiroyuki Shiba and Takashi Shono and Yushi Shirato and Ichihiko Toyoda and Kazuhiro Uehara and Masahiro Umehira",

year = "2002",

month = dec,

language = "English",

volume = "E85-B",

pages = "2694--2702",

journal = "IEICE Transactions on Communications",

issn = "0916-8516",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "12",

}

TY - JOUR

T1 - Software defined radio prototype for PHS and IEEE 802.11 wireless LAN

AU - Shiba, Hiroyuki

AU - Shono, Takashi

AU - Shirato, Yushi

AU - Toyoda, Ichihiko

AU - Uehara, Kazuhiro

AU - Umehira, Masahiro

PY - 2002/12

Y1 - 2002/12

N2 - A software defined radio (SDR) prototype based on a multiprocessor architecture (MPA) is developed. Software for Japanese personal handy phone system (PHS) of a 2G mobile system, and IEEE 802.11 wireless LAN, which has much wider bandwidth than the 2G system, is successfully implemented. Newly developed flexible-rate pre/post-processor (FR-PPP) achieves the flexibility and wideband performance that the platform needs. This paper shows the design of the SDR prototype and evaluates its performance by experiments that include PHS processor load and wireless LAN throughput characteristics and processor load.

AB - A software defined radio (SDR) prototype based on a multiprocessor architecture (MPA) is developed. Software for Japanese personal handy phone system (PHS) of a 2G mobile system, and IEEE 802.11 wireless LAN, which has much wider bandwidth than the 2G system, is successfully implemented. Newly developed flexible-rate pre/post-processor (FR-PPP) achieves the flexibility and wideband performance that the platform needs. This paper shows the design of the SDR prototype and evaluates its performance by experiments that include PHS processor load and wireless LAN throughput characteristics and processor load.

UR - http://www.scopus.com/inward/record.url?scp=0037281924&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0037281924&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0037281924

VL - E85-B

SP - 2694

EP - 2702

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 12

ER -