Si single-electron transistors with high voltage gain

Y. Ono, K. Yamazaki, Y. Takahashi

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

Si single-electron transistors with a high voltage gain at a considerably high temperature have been fabricated by vertical pattern-dependent oxidation. The method enables the automatic formation of very small tunnel junctions having capacitances of less than 1 aF. In addition, the use of a thin (a few ten nanometers thick) gate oxide allows a strong coupling of the island to the gate, which results in a gate capacitance larger than the junction capacitances. It is demonstrated at 27 K that an inverting voltage gain, which is governed by the ratio of the gate capacitance to the drain tunnel capacitance, exceeds 3 under constant drain current conditions.

Original languageEnglish
Pages (from-to)1061-1065
Number of pages5
JournalIEICE Transactions on Electronics
VolumeE84-C
Issue number8
Publication statusPublished - Aug 2001
Externally publishedYes

Fingerprint

Single electron transistors
Capacitance
Electric potential
Tunnel junctions
Drain current
Oxides
Tunnels
Oxidation

Keywords

  • Quantum device
  • Silicon on insulator
  • Single-electron transistor

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ono, Y., Yamazaki, K., & Takahashi, Y. (2001). Si single-electron transistors with high voltage gain. IEICE Transactions on Electronics, E84-C(8), 1061-1065.

Si single-electron transistors with high voltage gain. / Ono, Y.; Yamazaki, K.; Takahashi, Y.

In: IEICE Transactions on Electronics, Vol. E84-C, No. 8, 08.2001, p. 1061-1065.

Research output: Contribution to journalArticle

Ono, Y, Yamazaki, K & Takahashi, Y 2001, 'Si single-electron transistors with high voltage gain', IEICE Transactions on Electronics, vol. E84-C, no. 8, pp. 1061-1065.
Ono Y, Yamazaki K, Takahashi Y. Si single-electron transistors with high voltage gain. IEICE Transactions on Electronics. 2001 Aug;E84-C(8):1061-1065.
Ono, Y. ; Yamazaki, K. ; Takahashi, Y. / Si single-electron transistors with high voltage gain. In: IEICE Transactions on Electronics. 2001 ; Vol. E84-C, No. 8. pp. 1061-1065.
@article{e421db44c5314245bed20a4620d28517,
title = "Si single-electron transistors with high voltage gain",
abstract = "Si single-electron transistors with a high voltage gain at a considerably high temperature have been fabricated by vertical pattern-dependent oxidation. The method enables the automatic formation of very small tunnel junctions having capacitances of less than 1 aF. In addition, the use of a thin (a few ten nanometers thick) gate oxide allows a strong coupling of the island to the gate, which results in a gate capacitance larger than the junction capacitances. It is demonstrated at 27 K that an inverting voltage gain, which is governed by the ratio of the gate capacitance to the drain tunnel capacitance, exceeds 3 under constant drain current conditions.",
keywords = "Quantum device, Silicon on insulator, Single-electron transistor",
author = "Y. Ono and K. Yamazaki and Y. Takahashi",
year = "2001",
month = "8",
language = "English",
volume = "E84-C",
pages = "1061--1065",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "8",

}

TY - JOUR

T1 - Si single-electron transistors with high voltage gain

AU - Ono, Y.

AU - Yamazaki, K.

AU - Takahashi, Y.

PY - 2001/8

Y1 - 2001/8

N2 - Si single-electron transistors with a high voltage gain at a considerably high temperature have been fabricated by vertical pattern-dependent oxidation. The method enables the automatic formation of very small tunnel junctions having capacitances of less than 1 aF. In addition, the use of a thin (a few ten nanometers thick) gate oxide allows a strong coupling of the island to the gate, which results in a gate capacitance larger than the junction capacitances. It is demonstrated at 27 K that an inverting voltage gain, which is governed by the ratio of the gate capacitance to the drain tunnel capacitance, exceeds 3 under constant drain current conditions.

AB - Si single-electron transistors with a high voltage gain at a considerably high temperature have been fabricated by vertical pattern-dependent oxidation. The method enables the automatic formation of very small tunnel junctions having capacitances of less than 1 aF. In addition, the use of a thin (a few ten nanometers thick) gate oxide allows a strong coupling of the island to the gate, which results in a gate capacitance larger than the junction capacitances. It is demonstrated at 27 K that an inverting voltage gain, which is governed by the ratio of the gate capacitance to the drain tunnel capacitance, exceeds 3 under constant drain current conditions.

KW - Quantum device

KW - Silicon on insulator

KW - Single-electron transistor

UR - http://www.scopus.com/inward/record.url?scp=0035422143&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035422143&partnerID=8YFLogxK

M3 - Article

VL - E84-C

SP - 1061

EP - 1065

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 8

ER -