Power current modeling of IC/LSI with load dependency for EMI simulation

Hideki Osaka, Osami Wada, Tomohiro Kinoshita, Yoshitaka Toyota, Daisuke Tanaka, Ryuji Koga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

In this paper, we described how we modeled EMI noise from the power-pin current of an LSI that has two ports: a power-ground port and a driver output port. We named this modeling the "Linear Equivalent Circuit and Current Source for I/O (LECCS-I/O)" model and with it measured power current and power-ground impedance for various combinations of loading capacitances and decoupling inductances using a small scale IC (74LVC04). Results showed that up to 500 MHz, the LECCS-I/O model could predict peak and valley frequencies of the power current where the error was within 2.5 MHz, and where the peak current error was less than 5 dB. The application range of the LECCS-I/O model is valid where the non-overlap duration of the dumping oscillation wave between cycles is longer than twice the time constant of the waveform.

Original languageEnglish
Title of host publicationIEEE International Symposium on Electromagnetic Compatibility
Pages16-21
Number of pages6
Volume1
Publication statusPublished - 2003
Event2003 IEEE Symposium on Electromagnetic Compatibility - Boston, MA, United States
Duration: Aug 18 2003Aug 22 2003

Other

Other2003 IEEE Symposium on Electromagnetic Compatibility
CountryUnited States
CityBoston, MA
Period8/18/038/22/03

Fingerprint

large scale integration
Equivalent circuits
linear circuits
equivalent circuits
simulation
Inductance
Capacitance
dumping
inductance
decoupling
time constant
valleys
waveforms
capacitance
impedance
oscillations
cycles
output

Keywords

  • Driver
  • EMI simulation
  • Impedance
  • LECCS
  • Loading depandency
  • PCB
  • Power-pin current

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Osaka, H., Wada, O., Kinoshita, T., Toyota, Y., Tanaka, D., & Koga, R. (2003). Power current modeling of IC/LSI with load dependency for EMI simulation. In IEEE International Symposium on Electromagnetic Compatibility (Vol. 1, pp. 16-21)

Power current modeling of IC/LSI with load dependency for EMI simulation. / Osaka, Hideki; Wada, Osami; Kinoshita, Tomohiro; Toyota, Yoshitaka; Tanaka, Daisuke; Koga, Ryuji.

IEEE International Symposium on Electromagnetic Compatibility. Vol. 1 2003. p. 16-21.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Osaka, H, Wada, O, Kinoshita, T, Toyota, Y, Tanaka, D & Koga, R 2003, Power current modeling of IC/LSI with load dependency for EMI simulation. in IEEE International Symposium on Electromagnetic Compatibility. vol. 1, pp. 16-21, 2003 IEEE Symposium on Electromagnetic Compatibility, Boston, MA, United States, 8/18/03.
Osaka H, Wada O, Kinoshita T, Toyota Y, Tanaka D, Koga R. Power current modeling of IC/LSI with load dependency for EMI simulation. In IEEE International Symposium on Electromagnetic Compatibility. Vol. 1. 2003. p. 16-21
Osaka, Hideki ; Wada, Osami ; Kinoshita, Tomohiro ; Toyota, Yoshitaka ; Tanaka, Daisuke ; Koga, Ryuji. / Power current modeling of IC/LSI with load dependency for EMI simulation. IEEE International Symposium on Electromagnetic Compatibility. Vol. 1 2003. pp. 16-21
@inproceedings{ac50a0cc70dc4d94938d580d5b147d2a,
title = "Power current modeling of IC/LSI with load dependency for EMI simulation",
abstract = "In this paper, we described how we modeled EMI noise from the power-pin current of an LSI that has two ports: a power-ground port and a driver output port. We named this modeling the {"}Linear Equivalent Circuit and Current Source for I/O (LECCS-I/O){"} model and with it measured power current and power-ground impedance for various combinations of loading capacitances and decoupling inductances using a small scale IC (74LVC04). Results showed that up to 500 MHz, the LECCS-I/O model could predict peak and valley frequencies of the power current where the error was within 2.5 MHz, and where the peak current error was less than 5 dB. The application range of the LECCS-I/O model is valid where the non-overlap duration of the dumping oscillation wave between cycles is longer than twice the time constant of the waveform.",
keywords = "Driver, EMI simulation, Impedance, LECCS, Loading depandency, PCB, Power-pin current",
author = "Hideki Osaka and Osami Wada and Tomohiro Kinoshita and Yoshitaka Toyota and Daisuke Tanaka and Ryuji Koga",
year = "2003",
language = "English",
volume = "1",
pages = "16--21",
booktitle = "IEEE International Symposium on Electromagnetic Compatibility",

}

TY - GEN

T1 - Power current modeling of IC/LSI with load dependency for EMI simulation

AU - Osaka, Hideki

AU - Wada, Osami

AU - Kinoshita, Tomohiro

AU - Toyota, Yoshitaka

AU - Tanaka, Daisuke

AU - Koga, Ryuji

PY - 2003

Y1 - 2003

N2 - In this paper, we described how we modeled EMI noise from the power-pin current of an LSI that has two ports: a power-ground port and a driver output port. We named this modeling the "Linear Equivalent Circuit and Current Source for I/O (LECCS-I/O)" model and with it measured power current and power-ground impedance for various combinations of loading capacitances and decoupling inductances using a small scale IC (74LVC04). Results showed that up to 500 MHz, the LECCS-I/O model could predict peak and valley frequencies of the power current where the error was within 2.5 MHz, and where the peak current error was less than 5 dB. The application range of the LECCS-I/O model is valid where the non-overlap duration of the dumping oscillation wave between cycles is longer than twice the time constant of the waveform.

AB - In this paper, we described how we modeled EMI noise from the power-pin current of an LSI that has two ports: a power-ground port and a driver output port. We named this modeling the "Linear Equivalent Circuit and Current Source for I/O (LECCS-I/O)" model and with it measured power current and power-ground impedance for various combinations of loading capacitances and decoupling inductances using a small scale IC (74LVC04). Results showed that up to 500 MHz, the LECCS-I/O model could predict peak and valley frequencies of the power current where the error was within 2.5 MHz, and where the peak current error was less than 5 dB. The application range of the LECCS-I/O model is valid where the non-overlap duration of the dumping oscillation wave between cycles is longer than twice the time constant of the waveform.

KW - Driver

KW - EMI simulation

KW - Impedance

KW - LECCS

KW - Loading depandency

KW - PCB

KW - Power-pin current

UR - http://www.scopus.com/inward/record.url?scp=0141905749&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0141905749&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0141905749

VL - 1

SP - 16

EP - 21

BT - IEEE International Symposium on Electromagnetic Compatibility

ER -