Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL

Daisaku Seto; Minora Watanabe

doi:10.1109/SI.2008.4770433

Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL

Research output: Contribution to conference › Paper › peer-review

Abstract

Recently, to realize large real-time systems, demands for fast computation on large VLSI have continued to increase. An optically reconfigurable gate array has been developed to realize large virtual gates. As part of that research effort, the world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on a concept using junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm² and a 0.35 μ-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper presents an experimental result of a long retention time of its photodiode memory architecture.

Original language	English
Pages	95-99
Number of pages	5
DOIs	https://doi.org/10.1109/SI.2008.4770433
Publication status	Published - 2008
Externally published	Yes
Event	2008 IEEE/SICE International Symposium on System Integration: SI International 2008 - The 1st Symposium on Systems Integration - Nagoya, Japan Duration: Dec 4 2008 → Dec 4 2008

Conference

Conference	2008 IEEE/SICE International Symposium on System Integration: SI International 2008 - The 1st Symposium on Systems Integration
Country/Territory	Japan
City	Nagoya
Period	12/4/08 → 12/4/08

Keywords

CPLDs
FPGAs
ORGAs

ASJC Scopus subject areas

Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/SI.2008.4770433

Cite this

Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL. / Seto, Daisaku; Watanabe, Minora.

2008. 95-99 Paper presented at 2008 IEEE/SICE International Symposium on System Integration: SI International 2008 - The 1st Symposium on Systems Integration, Nagoya, Japan.

Research output: Contribution to conference › Paper › peer-review

@conference{7fe4a816112c413f8729ba4b61c879a9,

title = "Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL",

abstract = "Recently, to realize large real-time systems, demands for fast computation on large VLSI have continued to increase. An optically reconfigurable gate array has been developed to realize large virtual gates. As part of that research effort, the world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on a concept using junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm2 and a 0.35 μ-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper presents an experimental result of a long retention time of its photodiode memory architecture.",

keywords = "CPLDs, FPGAs, ORGAs",

author = "Daisaku Seto and Minora Watanabe",

year = "2008",

doi = "10.1109/SI.2008.4770433",

language = "English",

pages = "95--99",

note = "2008 IEEE/SICE International Symposium on System Integration: SI International 2008 - The 1st Symposium on Systems Integration ; Conference date: 04-12-2008 Through 04-12-2008",

}

TY - CONF

T1 - Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL

AU - Seto, Daisaku

AU - Watanabe, Minora

PY - 2008

Y1 - 2008

N2 - Recently, to realize large real-time systems, demands for fast computation on large VLSI have continued to increase. An optically reconfigurable gate array has been developed to realize large virtual gates. As part of that research effort, the world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on a concept using junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm2 and a 0.35 μ-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper presents an experimental result of a long retention time of its photodiode memory architecture.

AB - Recently, to realize large real-time systems, demands for fast computation on large VLSI have continued to increase. An optically reconfigurable gate array has been developed to realize large virtual gates. As part of that research effort, the world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on a concept using junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm2 and a 0.35 μ-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper presents an experimental result of a long retention time of its photodiode memory architecture.

KW - CPLDs

KW - FPGAs

KW - ORGAs

UR - http://www.scopus.com/inward/record.url?scp=67649541351&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649541351&partnerID=8YFLogxK

U2 - 10.1109/SI.2008.4770433

DO - 10.1109/SI.2008.4770433

M3 - Paper

AN - SCOPUS:67649541351

SP - 95

EP - 99

T2 - 2008 IEEE/SICE International Symposium on System Integration: SI International 2008 - The 1st Symposium on Systems Integration

Y2 - 4 December 2008 through 4 December 2008

ER -

Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL

Abstract

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this