Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems

Yoichi Takenaka, Nobuo Funabiki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a neuron filter algorithm to satisfy two constraints of the graph-coloring problem through a separated board-level routing problem (s-BLRP) in an FPGA-based logic emulation system. For a rapid prototyping of large scale digital systems, multiple FPGA's provide an efficient logic emulation system, where signals or nets between design partitions embedded on different FPGA's are connected through crossbars. We propose a new neuron filter algorithm to satisfy the two constraints of the problem simultaneously. The simulation results in randomly generated benchmark size instances show that our neuron filter algorithm with the thinning out application provides the better routing capability with the shorter computation time.

Original languageEnglish
Title of host publicationProceedings of the International Joint Conference on Neural Networks
PublisherIEEE
Pages3342-3347
Number of pages6
Volume5
Publication statusPublished - 1999
Externally publishedYes
EventInternational Joint Conference on Neural Networks (IJCNN'99) - Washington, DC, USA
Duration: Jul 10 1999Jul 16 1999

Other

OtherInternational Joint Conference on Neural Networks (IJCNN'99)
CityWashington, DC, USA
Period7/10/997/16/99

Fingerprint

Neurons
Field programmable gate arrays (FPGA)
Signal systems
Rapid prototyping
Coloring

ASJC Scopus subject areas

  • Software

Cite this

Takenaka, Y., & Funabiki, N. (1999). Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems. In Proceedings of the International Joint Conference on Neural Networks (Vol. 5, pp. 3342-3347). IEEE.

Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems. / Takenaka, Yoichi; Funabiki, Nobuo.

Proceedings of the International Joint Conference on Neural Networks. Vol. 5 IEEE, 1999. p. 3342-3347.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Takenaka, Y & Funabiki, N 1999, Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems. in Proceedings of the International Joint Conference on Neural Networks. vol. 5, IEEE, pp. 3342-3347, International Joint Conference on Neural Networks (IJCNN'99), Washington, DC, USA, 7/10/99.
Takenaka Y, Funabiki N. Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems. In Proceedings of the International Joint Conference on Neural Networks. Vol. 5. IEEE. 1999. p. 3342-3347
Takenaka, Yoichi ; Funabiki, Nobuo. / Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems. Proceedings of the International Joint Conference on Neural Networks. Vol. 5 IEEE, 1999. pp. 3342-3347
@inproceedings{144e4c26bde244d4927d77e2b9a8baf3,
title = "Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems",
abstract = "This paper presents a neuron filter algorithm to satisfy two constraints of the graph-coloring problem through a separated board-level routing problem (s-BLRP) in an FPGA-based logic emulation system. For a rapid prototyping of large scale digital systems, multiple FPGA's provide an efficient logic emulation system, where signals or nets between design partitions embedded on different FPGA's are connected through crossbars. We propose a new neuron filter algorithm to satisfy the two constraints of the problem simultaneously. The simulation results in randomly generated benchmark size instances show that our neuron filter algorithm with the thinning out application provides the better routing capability with the shorter computation time.",
author = "Yoichi Takenaka and Nobuo Funabiki",
year = "1999",
language = "English",
volume = "5",
pages = "3342--3347",
booktitle = "Proceedings of the International Joint Conference on Neural Networks",
publisher = "IEEE",

}

TY - GEN

T1 - Non-feedback neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems

AU - Takenaka, Yoichi

AU - Funabiki, Nobuo

PY - 1999

Y1 - 1999

N2 - This paper presents a neuron filter algorithm to satisfy two constraints of the graph-coloring problem through a separated board-level routing problem (s-BLRP) in an FPGA-based logic emulation system. For a rapid prototyping of large scale digital systems, multiple FPGA's provide an efficient logic emulation system, where signals or nets between design partitions embedded on different FPGA's are connected through crossbars. We propose a new neuron filter algorithm to satisfy the two constraints of the problem simultaneously. The simulation results in randomly generated benchmark size instances show that our neuron filter algorithm with the thinning out application provides the better routing capability with the shorter computation time.

AB - This paper presents a neuron filter algorithm to satisfy two constraints of the graph-coloring problem through a separated board-level routing problem (s-BLRP) in an FPGA-based logic emulation system. For a rapid prototyping of large scale digital systems, multiple FPGA's provide an efficient logic emulation system, where signals or nets between design partitions embedded on different FPGA's are connected through crossbars. We propose a new neuron filter algorithm to satisfy the two constraints of the problem simultaneously. The simulation results in randomly generated benchmark size instances show that our neuron filter algorithm with the thinning out application provides the better routing capability with the shorter computation time.

UR - http://www.scopus.com/inward/record.url?scp=0033308467&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033308467&partnerID=8YFLogxK

M3 - Conference contribution

VL - 5

SP - 3342

EP - 3347

BT - Proceedings of the International Joint Conference on Neural Networks

PB - IEEE

ER -