Multi-level logic optimization for large scale ASICs

Akira Nagoya, Yukihiro Nakamura, Kiyoshi Oguri, Ryo Nomura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Fingerprint Dive into the research topics of 'Multi-level logic optimization for large scale ASICs'. Together they form a unique fingerprint.

Engineering & Materials Science