Modeling and simulation of via-connected power bus stacks in multilayer PCBs

Zhi Liang Wang, Osami Wada, Takashi Harada, Takahiro Yaguchi, Yoshitaka Toyota, Ryuji Koga

Research output: Contribution to journalArticle

Abstract

Power bus noise problem has become a major concern for both EMC engineers and board designers. A fast algorithm, based on the cavity-mode model, was employed for analyzing resonance characteristics of multilayer power bus stacks interconnected by vias. The via is modeled as an inductance and its value is given by a simple expression. Good agreement between the simulated results and measurements demonstrates the effectiveness of the cavity-mode model, together with the via model.

Original languageEnglish
Pages (from-to)3176-3181
Number of pages6
JournalIEICE Transactions on Communications
VolumeE88-B
Issue number8
DOIs
Publication statusPublished - Aug 2005

Fingerprint

Polychlorinated biphenyls
Multilayers
Electromagnetic compatibility
Inductance
Engineers

Keywords

  • Cavity-mode model
  • EMI
  • Power bus stack and modeling
  • Via interconnect

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

Modeling and simulation of via-connected power bus stacks in multilayer PCBs. / Wang, Zhi Liang; Wada, Osami; Harada, Takashi; Yaguchi, Takahiro; Toyota, Yoshitaka; Koga, Ryuji.

In: IEICE Transactions on Communications, Vol. E88-B, No. 8, 08.2005, p. 3176-3181.

Research output: Contribution to journalArticle

Wang, Zhi Liang ; Wada, Osami ; Harada, Takashi ; Yaguchi, Takahiro ; Toyota, Yoshitaka ; Koga, Ryuji. / Modeling and simulation of via-connected power bus stacks in multilayer PCBs. In: IEICE Transactions on Communications. 2005 ; Vol. E88-B, No. 8. pp. 3176-3181.
@article{40d013dffff144a395e8cb0576ab3cfe,
title = "Modeling and simulation of via-connected power bus stacks in multilayer PCBs",
abstract = "Power bus noise problem has become a major concern for both EMC engineers and board designers. A fast algorithm, based on the cavity-mode model, was employed for analyzing resonance characteristics of multilayer power bus stacks interconnected by vias. The via is modeled as an inductance and its value is given by a simple expression. Good agreement between the simulated results and measurements demonstrates the effectiveness of the cavity-mode model, together with the via model.",
keywords = "Cavity-mode model, EMI, Power bus stack and modeling, Via interconnect",
author = "Wang, {Zhi Liang} and Osami Wada and Takashi Harada and Takahiro Yaguchi and Yoshitaka Toyota and Ryuji Koga",
year = "2005",
month = "8",
doi = "10.1093/ietcom/e88-b.8.3176",
language = "English",
volume = "E88-B",
pages = "3176--3181",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "8",

}

TY - JOUR

T1 - Modeling and simulation of via-connected power bus stacks in multilayer PCBs

AU - Wang, Zhi Liang

AU - Wada, Osami

AU - Harada, Takashi

AU - Yaguchi, Takahiro

AU - Toyota, Yoshitaka

AU - Koga, Ryuji

PY - 2005/8

Y1 - 2005/8

N2 - Power bus noise problem has become a major concern for both EMC engineers and board designers. A fast algorithm, based on the cavity-mode model, was employed for analyzing resonance characteristics of multilayer power bus stacks interconnected by vias. The via is modeled as an inductance and its value is given by a simple expression. Good agreement between the simulated results and measurements demonstrates the effectiveness of the cavity-mode model, together with the via model.

AB - Power bus noise problem has become a major concern for both EMC engineers and board designers. A fast algorithm, based on the cavity-mode model, was employed for analyzing resonance characteristics of multilayer power bus stacks interconnected by vias. The via is modeled as an inductance and its value is given by a simple expression. Good agreement between the simulated results and measurements demonstrates the effectiveness of the cavity-mode model, together with the via model.

KW - Cavity-mode model

KW - EMI

KW - Power bus stack and modeling

KW - Via interconnect

UR - http://www.scopus.com/inward/record.url?scp=26044467398&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=26044467398&partnerID=8YFLogxK

U2 - 10.1093/ietcom/e88-b.8.3176

DO - 10.1093/ietcom/e88-b.8.3176

M3 - Article

VL - E88-B

SP - 3176

EP - 3181

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 8

ER -