TY - GEN
T1 - Methods for detection and compensation of alignment errors occurring between a programmable optically reconfigurable gate array and its writer system
AU - Kubota, Shinya
AU - Watanabe, Minoru
PY - 2012
Y1 - 2012
N2 - Recently, optically reconfigurable gate arrays (ORGAs) consisting of a gate array VLSI, a holographic memory, and a laser array have been developed to achieve a huge virtual gate count that is much larger than those of currently available VLSls. Consequently, ORGAs with more than tera-gate capacity will be realized by exploiting the storage capacity of a holographic memory. However, in contrast to current field-programmable gate arrays (FPGAs), conventional ORGAs have an important shortcoming: alignment errors arise when a programmable ORGA is recorded with a writer system. When programming a programmable ORGA along with alignment errors between the programmable ORGA and its writer system, the reconfiguration speed of the programmable ORGA is decreased. This paper therefore presents a detection and compensation method of alignment errors between a programmable ORGA and a writer system to alleviate that shortcoming.
AB - Recently, optically reconfigurable gate arrays (ORGAs) consisting of a gate array VLSI, a holographic memory, and a laser array have been developed to achieve a huge virtual gate count that is much larger than those of currently available VLSls. Consequently, ORGAs with more than tera-gate capacity will be realized by exploiting the storage capacity of a holographic memory. However, in contrast to current field-programmable gate arrays (FPGAs), conventional ORGAs have an important shortcoming: alignment errors arise when a programmable ORGA is recorded with a writer system. When programming a programmable ORGA along with alignment errors between the programmable ORGA and its writer system, the reconfiguration speed of the programmable ORGA is decreased. This paper therefore presents a detection and compensation method of alignment errors between a programmable ORGA and a writer system to alleviate that shortcoming.
UR - http://www.scopus.com/inward/record.url?scp=84881049726&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84881049726&partnerID=8YFLogxK
U2 - 10.1109/NAECON.2012.6531052
DO - 10.1109/NAECON.2012.6531052
M3 - Conference contribution
AN - SCOPUS:84881049726
SN - 9781467327916
T3 - National Aerospace and Electronics Conference, Proceedings of the IEEE
SP - 182
EP - 185
BT - Proceedings of the 2012 IEEE National Aerospace and Electronics Conference, NAECON 2012
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2012 IEEE National Aerospace and Electronics Conference, NAECON 2012
Y2 - 25 July 2012 through 27 July 2012
ER -