### Abstract

The authors previously proposed a method based on a linear equivalent circuit model to predict vulnerability of cryptographic devices before fabrication. The method was verified to demonstrate the correlation power analysis attack, a major side-channel attack method, to a cryptographic device with outstanding accuracy. However, no obvious correlation was seen between the equivalent current source modeling the generation of the simultaneous switching noise (SSN) current in the circuit model and the encryption operation used in the previous study. Therefore, in this study, we improved the topology of the linear equivalent circuit model matched with the physical construction of the power distribution network (PDN) and re-identified the equivalent current source. By comparing the improved current source with the encryption operation, obvious correlations between them were found with respect to the period of the round operation and the dependency of the SSN current on the Hamming distance between successive intermediates. The improved equivalent current source was applied on a Field-Programmable Gate Array (FPGA) in which an Advance Encryption Standard (AES) circuit was implemented to simulate power traces that were confirmed to coincide with measured ones. Correlation between the simulated power traces and the power model was investigated using a set of 1000 plaintexts. As a result, the correlation coefficients agreed well with those for measured power traces. Improving the equivalent circuit model topology, thus, helped to identify the SSN current generated in the FPGA during the AES operation.

Original language | English |
---|---|

Title of host publication | IEEE International Symposium on Electromagnetic Compatibility |

Pages | 834-839 |

Number of pages | 6 |

DOIs | |

Publication status | Published - 2013 |

Event | 2013 IEEE International Symposium on Electromagnetic Compatibility, EMC 2013 - Denver, CO, United States Duration: Aug 5 2013 → Aug 9 2013 |

### Other

Other | 2013 IEEE International Symposium on Electromagnetic Compatibility, EMC 2013 |
---|---|

Country | United States |

City | Denver, CO |

Period | 8/5/13 → 8/9/13 |

### Fingerprint

### ASJC Scopus subject areas

- Electrical and Electronic Engineering
- Condensed Matter Physics

### Cite this

*IEEE International Symposium on Electromagnetic Compatibility*(pp. 834-839). [6670526] https://doi.org/10.1109/ISEMC.2013.6670526

**Improvement of linear equivalent circuit model to identify simultaneous switching noise current in cryptographic integrated circuits.** / Iokibe, Kengo; Amano, Tetsuo; Okamoto, Kaoru; Toyota, Yoshitaka; Watanabe, Tetsushi.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

*IEEE International Symposium on Electromagnetic Compatibility.*, 6670526, pp. 834-839, 2013 IEEE International Symposium on Electromagnetic Compatibility, EMC 2013, Denver, CO, United States, 8/5/13. https://doi.org/10.1109/ISEMC.2013.6670526

}

TY - GEN

T1 - Improvement of linear equivalent circuit model to identify simultaneous switching noise current in cryptographic integrated circuits

AU - Iokibe, Kengo

AU - Amano, Tetsuo

AU - Okamoto, Kaoru

AU - Toyota, Yoshitaka

AU - Watanabe, Tetsushi

PY - 2013

Y1 - 2013

N2 - The authors previously proposed a method based on a linear equivalent circuit model to predict vulnerability of cryptographic devices before fabrication. The method was verified to demonstrate the correlation power analysis attack, a major side-channel attack method, to a cryptographic device with outstanding accuracy. However, no obvious correlation was seen between the equivalent current source modeling the generation of the simultaneous switching noise (SSN) current in the circuit model and the encryption operation used in the previous study. Therefore, in this study, we improved the topology of the linear equivalent circuit model matched with the physical construction of the power distribution network (PDN) and re-identified the equivalent current source. By comparing the improved current source with the encryption operation, obvious correlations between them were found with respect to the period of the round operation and the dependency of the SSN current on the Hamming distance between successive intermediates. The improved equivalent current source was applied on a Field-Programmable Gate Array (FPGA) in which an Advance Encryption Standard (AES) circuit was implemented to simulate power traces that were confirmed to coincide with measured ones. Correlation between the simulated power traces and the power model was investigated using a set of 1000 plaintexts. As a result, the correlation coefficients agreed well with those for measured power traces. Improving the equivalent circuit model topology, thus, helped to identify the SSN current generated in the FPGA during the AES operation.

AB - The authors previously proposed a method based on a linear equivalent circuit model to predict vulnerability of cryptographic devices before fabrication. The method was verified to demonstrate the correlation power analysis attack, a major side-channel attack method, to a cryptographic device with outstanding accuracy. However, no obvious correlation was seen between the equivalent current source modeling the generation of the simultaneous switching noise (SSN) current in the circuit model and the encryption operation used in the previous study. Therefore, in this study, we improved the topology of the linear equivalent circuit model matched with the physical construction of the power distribution network (PDN) and re-identified the equivalent current source. By comparing the improved current source with the encryption operation, obvious correlations between them were found with respect to the period of the round operation and the dependency of the SSN current on the Hamming distance between successive intermediates. The improved equivalent current source was applied on a Field-Programmable Gate Array (FPGA) in which an Advance Encryption Standard (AES) circuit was implemented to simulate power traces that were confirmed to coincide with measured ones. Correlation between the simulated power traces and the power model was investigated using a set of 1000 plaintexts. As a result, the correlation coefficients agreed well with those for measured power traces. Improving the equivalent circuit model topology, thus, helped to identify the SSN current generated in the FPGA during the AES operation.

UR - http://www.scopus.com/inward/record.url?scp=84893203470&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893203470&partnerID=8YFLogxK

U2 - 10.1109/ISEMC.2013.6670526

DO - 10.1109/ISEMC.2013.6670526

M3 - Conference contribution

AN - SCOPUS:84893203470

SN - 9781479904082

SP - 834

EP - 839

BT - IEEE International Symposium on Electromagnetic Compatibility

ER -