FPGA hardware accelerator for holographic memory calculations for optically reconfigure gate arrays

Yoshizumi Ito, Minora Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Radiation-hardened optically reconfigurable gate arrays have been developed for use in space embedded systems. An optically reconfigurable gate array consists of a holographic memory, a laser array, and an optically reconfigurable gate array VLSI, which is one type of radiation-hardened SRAM-based field programmable gate array (FPGA). However, optically reconfigurable gate arrays have the important feature of faster scrubbing operations than that of radiation-hardened SRAM-based FPGAs. Therefore, the soft-error-tol er anees of the configuration memories of optically reconfigurable gate arrays become much higher than those of FPGAs. However, the calculation load of a lot of holographic memory patterns on a personal computer is extremely heavy. This paper therefore presents a hardware accelerator using an FPGA. The Vivado-high-level synthesis tool (Xilinx Inc.) has been used for development. Its operation speed was improved drastically from 1,590 ms to 3.12 ms while its power consumption for calculations has been decreased drastically from 55 W to 4.4 W.

Original languageEnglish
Title of host publication2017 IEEE International Conference on Space Optical Systems and Applications, ICSOS 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages146-149
Number of pages4
ISBN (Electronic)9781509065110
DOIs
Publication statusPublished - May 9 2018
Externally publishedYes
Event2017 IEEE International Conference on Space Optical Systems and Applications, ICSOS 2017 - Naha, Okinawa, Japan
Duration: Nov 14 2017Nov 16 2017

Publication series

Name2017 IEEE International Conference on Space Optical Systems and Applications, ICSOS 2017

Conference

Conference2017 IEEE International Conference on Space Optical Systems and Applications, ICSOS 2017
Country/TerritoryJapan
CityNaha, Okinawa
Period11/14/1711/16/17

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Aerospace Engineering
  • Atomic and Molecular Physics, and Optics

Fingerprint

Dive into the research topics of 'FPGA hardware accelerator for holographic memory calculations for optically reconfigure gate arrays'. Together they form a unique fingerprint.

Cite this