Formal verification method for combinatorial circuits at high level design

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)319-322
Number of pages4
JournalProc. of Asia and South Pacific Design Automation Conference
Publication statusPublished - 1999

Cite this