Fabrication method for icoriented si singleelectron transistors

Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, Katsumi Murase

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A new fabrication method for Si singleelectron transistors (SET's) is proposed. The method applies thermal oxidation to a Si wire with a fine trench across it on a silicononinsulator substrate. During the oxidation the Si wire with the fine trench is converted in a selforganized manner into a twin SET structure with two singleelectron islands one along each edge of the trench due to positiondependent oxidationrate modulation caused by stress accumulation. Test devices demonstrated at 40K that the twin SET structure can operate as two individual SET's. Since the present method produces two SET's at the same time in a tiny area it is suitable for integrating logic circuits based on passtransistortype logic and CMOStype logic which promises to lead to the fabrication of singleelectron logic LSI's.

Original languageEnglish
Pages (from-to)147153
Number of pages1
JournalIEEE Transactions on Electron Devices
Volume47
Issue number1
Publication statusPublished - 2000
Externally publishedYes

Fingerprint

Transistors
transistors
Fabrication
fabrication
logic
Integrating circuits
wire
Wire
Oxidation
logic circuits
oxidation
large scale integration
Logic circuits
Modulation
modulation
Substrates

Keywords

  • Mosfet's
  • Nanotechnology
  • Quantum dots
  • Quantum effect semiconductor devices
  • Silicon
  • SIMOX
  • Tunneling

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Cite this

Ono, Y., Takahashi, Y., Yamazaki, K., Nagase, M., Namatsu, H., Kurihara, K., & Murase, K. (2000). Fabrication method for icoriented si singleelectron transistors. IEEE Transactions on Electron Devices, 47(1), 147153.

Fabrication method for icoriented si singleelectron transistors. / Ono, Yukinori; Takahashi, Yasuo; Yamazaki, Kenji; Nagase, Masao; Namatsu, Hideo; Kurihara, Kenji; Murase, Katsumi.

In: IEEE Transactions on Electron Devices, Vol. 47, No. 1, 2000, p. 147153.

Research output: Contribution to journalArticle

Ono, Y, Takahashi, Y, Yamazaki, K, Nagase, M, Namatsu, H, Kurihara, K & Murase, K 2000, 'Fabrication method for icoriented si singleelectron transistors', IEEE Transactions on Electron Devices, vol. 47, no. 1, pp. 147153.
Ono Y, Takahashi Y, Yamazaki K, Nagase M, Namatsu H, Kurihara K et al. Fabrication method for icoriented si singleelectron transistors. IEEE Transactions on Electron Devices. 2000;47(1):147153.
Ono, Yukinori ; Takahashi, Yasuo ; Yamazaki, Kenji ; Nagase, Masao ; Namatsu, Hideo ; Kurihara, Kenji ; Murase, Katsumi. / Fabrication method for icoriented si singleelectron transistors. In: IEEE Transactions on Electron Devices. 2000 ; Vol. 47, No. 1. pp. 147153.
@article{30308947cc61451eb3923de4234cf5ff,
title = "Fabrication method for icoriented si singleelectron transistors",
abstract = "A new fabrication method for Si singleelectron transistors (SET's) is proposed. The method applies thermal oxidation to a Si wire with a fine trench across it on a silicononinsulator substrate. During the oxidation the Si wire with the fine trench is converted in a selforganized manner into a twin SET structure with two singleelectron islands one along each edge of the trench due to positiondependent oxidationrate modulation caused by stress accumulation. Test devices demonstrated at 40K that the twin SET structure can operate as two individual SET's. Since the present method produces two SET's at the same time in a tiny area it is suitable for integrating logic circuits based on passtransistortype logic and CMOStype logic which promises to lead to the fabrication of singleelectron logic LSI's.",
keywords = "Mosfet's, Nanotechnology, Quantum dots, Quantum effect semiconductor devices, Silicon, SIMOX, Tunneling",
author = "Yukinori Ono and Yasuo Takahashi and Kenji Yamazaki and Masao Nagase and Hideo Namatsu and Kenji Kurihara and Katsumi Murase",
year = "2000",
language = "English",
volume = "47",
pages = "147153",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Fabrication method for icoriented si singleelectron transistors

AU - Ono, Yukinori

AU - Takahashi, Yasuo

AU - Yamazaki, Kenji

AU - Nagase, Masao

AU - Namatsu, Hideo

AU - Kurihara, Kenji

AU - Murase, Katsumi

PY - 2000

Y1 - 2000

N2 - A new fabrication method for Si singleelectron transistors (SET's) is proposed. The method applies thermal oxidation to a Si wire with a fine trench across it on a silicononinsulator substrate. During the oxidation the Si wire with the fine trench is converted in a selforganized manner into a twin SET structure with two singleelectron islands one along each edge of the trench due to positiondependent oxidationrate modulation caused by stress accumulation. Test devices demonstrated at 40K that the twin SET structure can operate as two individual SET's. Since the present method produces two SET's at the same time in a tiny area it is suitable for integrating logic circuits based on passtransistortype logic and CMOStype logic which promises to lead to the fabrication of singleelectron logic LSI's.

AB - A new fabrication method for Si singleelectron transistors (SET's) is proposed. The method applies thermal oxidation to a Si wire with a fine trench across it on a silicononinsulator substrate. During the oxidation the Si wire with the fine trench is converted in a selforganized manner into a twin SET structure with two singleelectron islands one along each edge of the trench due to positiondependent oxidationrate modulation caused by stress accumulation. Test devices demonstrated at 40K that the twin SET structure can operate as two individual SET's. Since the present method produces two SET's at the same time in a tiny area it is suitable for integrating logic circuits based on passtransistortype logic and CMOStype logic which promises to lead to the fabrication of singleelectron logic LSI's.

KW - Mosfet's

KW - Nanotechnology

KW - Quantum dots

KW - Quantum effect semiconductor devices

KW - Silicon

KW - SIMOX

KW - Tunneling

UR - http://www.scopus.com/inward/record.url?scp=33747138000&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33747138000&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:33747138000

VL - 47

SP - 147153

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 1

ER -