Fabrication method for IC-oriented Si twin-island single-electron transistors

Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, Katsumi Murase

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A new fabrication method for Si single-electron transistors (SETs) is proposed. The method enables us to fabricate, in a self-aligned way, a twin-island SET in which two Si islands are aligned in parallel. Experimental devices demonstrated, at 40 K, that the twin-island SET structure can be operated as two individual SETs. Since the two SETs are packed in a tiny area, this method is suitable for constructing logic circuits based on pass-transistor-type logic and CMOS-type logic, which promises to lead to single-electron logic LSIs.

Original languageEnglish
Title of host publicationTechnical Digest - International Electron Devices Meeting
Editors Anon
PublisherIEEE
Pages123-126
Number of pages4
Publication statusPublished - 1998
Externally publishedYes
EventProceedings of the 1998 IEEE International Electron Devices Meeting - San Francisco, CA, USA
Duration: Dec 6 1998Dec 9 1998

Other

OtherProceedings of the 1998 IEEE International Electron Devices Meeting
CitySan Francisco, CA, USA
Period12/6/9812/9/98

Fingerprint

Single electron transistors
Fabrication
Logic circuits
Transistors
Electrons

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ono, Y., Takahashi, Y., Yamazaki, K., Nagase, M., Namatsu, H., Kurihara, K., & Murase, K. (1998). Fabrication method for IC-oriented Si twin-island single-electron transistors. In Anon (Ed.), Technical Digest - International Electron Devices Meeting (pp. 123-126). IEEE.

Fabrication method for IC-oriented Si twin-island single-electron transistors. / Ono, Yukinori; Takahashi, Yasuo; Yamazaki, Kenji; Nagase, Masao; Namatsu, Hideo; Kurihara, Kenji; Murase, Katsumi.

Technical Digest - International Electron Devices Meeting. ed. / Anon. IEEE, 1998. p. 123-126.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ono, Y, Takahashi, Y, Yamazaki, K, Nagase, M, Namatsu, H, Kurihara, K & Murase, K 1998, Fabrication method for IC-oriented Si twin-island single-electron transistors. in Anon (ed.), Technical Digest - International Electron Devices Meeting. IEEE, pp. 123-126, Proceedings of the 1998 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 12/6/98.
Ono Y, Takahashi Y, Yamazaki K, Nagase M, Namatsu H, Kurihara K et al. Fabrication method for IC-oriented Si twin-island single-electron transistors. In Anon, editor, Technical Digest - International Electron Devices Meeting. IEEE. 1998. p. 123-126
Ono, Yukinori ; Takahashi, Yasuo ; Yamazaki, Kenji ; Nagase, Masao ; Namatsu, Hideo ; Kurihara, Kenji ; Murase, Katsumi. / Fabrication method for IC-oriented Si twin-island single-electron transistors. Technical Digest - International Electron Devices Meeting. editor / Anon. IEEE, 1998. pp. 123-126
@inproceedings{497b953137974e19a09332e5db91ebcf,
title = "Fabrication method for IC-oriented Si twin-island single-electron transistors",
abstract = "A new fabrication method for Si single-electron transistors (SETs) is proposed. The method enables us to fabricate, in a self-aligned way, a twin-island SET in which two Si islands are aligned in parallel. Experimental devices demonstrated, at 40 K, that the twin-island SET structure can be operated as two individual SETs. Since the two SETs are packed in a tiny area, this method is suitable for constructing logic circuits based on pass-transistor-type logic and CMOS-type logic, which promises to lead to single-electron logic LSIs.",
author = "Yukinori Ono and Yasuo Takahashi and Kenji Yamazaki and Masao Nagase and Hideo Namatsu and Kenji Kurihara and Katsumi Murase",
year = "1998",
language = "English",
pages = "123--126",
editor = "Anon",
booktitle = "Technical Digest - International Electron Devices Meeting",
publisher = "IEEE",

}

TY - GEN

T1 - Fabrication method for IC-oriented Si twin-island single-electron transistors

AU - Ono, Yukinori

AU - Takahashi, Yasuo

AU - Yamazaki, Kenji

AU - Nagase, Masao

AU - Namatsu, Hideo

AU - Kurihara, Kenji

AU - Murase, Katsumi

PY - 1998

Y1 - 1998

N2 - A new fabrication method for Si single-electron transistors (SETs) is proposed. The method enables us to fabricate, in a self-aligned way, a twin-island SET in which two Si islands are aligned in parallel. Experimental devices demonstrated, at 40 K, that the twin-island SET structure can be operated as two individual SETs. Since the two SETs are packed in a tiny area, this method is suitable for constructing logic circuits based on pass-transistor-type logic and CMOS-type logic, which promises to lead to single-electron logic LSIs.

AB - A new fabrication method for Si single-electron transistors (SETs) is proposed. The method enables us to fabricate, in a self-aligned way, a twin-island SET in which two Si islands are aligned in parallel. Experimental devices demonstrated, at 40 K, that the twin-island SET structure can be operated as two individual SETs. Since the two SETs are packed in a tiny area, this method is suitable for constructing logic circuits based on pass-transistor-type logic and CMOS-type logic, which promises to lead to single-electron logic LSIs.

UR - http://www.scopus.com/inward/record.url?scp=0032284165&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032284165&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0032284165

SP - 123

EP - 126

BT - Technical Digest - International Electron Devices Meeting

A2 - Anon, null

PB - IEEE

ER -