Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package

Ryunosuke Matsumoto, Kyota Aikawa, Akihiro Konishi, Kazuhiro Umetami, Eiji Hiraki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Recently, the common source inductance (CSI) is regarded as one of the most important obstacles for achieving ultrafast switching of switching converters. The CSI is pointed out to be a major cause of deterioration of the switching speed and false triggering. Therefore, many design instructions of next generation switching devices, such as GaN-FETs and SiC-MOSFETs, have pointed out the necessity to reduce the CSI. Certainly, many of the next generation switching devices are provided in surface mount packages in order to enable PCB designers to minimize the CSI by eliminating the common source path. However, the parasitic magnetic coupling between the gating circuit and the power circuit may still add the CSI, although preceding studies have scarcely reported how greatly the PCB layout can affect the CSI and the switching waveforms. This paper experimentally evaluated the impact of the parasitic magnetic coupling of the PCB layout on the CSI of the surface mount package and on the switching waveforms. As a result, the parasitic magnetic coupling was found to cause the major difference in the CSI. In addition, large difference in the turn-off switching waveforms was found to be caused by the difference in the magnetic coupling. The reason is also analyzed and discussed in this paper, suggesting importance of appropriate design of the parasitic magnetic coupling in the PCB layout.

Original languageEnglish
Title of host publication2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages559-566
Number of pages8
Volume2017-December
ISBN (Electronic)9781509023646
DOIs
Publication statusPublished - Feb 9 2018
Event12th IEEE International Conference on Power Electronics and Drive Systems, PEDS 2017 - Honolulu, United States
Duration: Dec 12 2017Dec 15 2017

Other

Other12th IEEE International Conference on Power Electronics and Drive Systems, PEDS 2017
CountryUnited States
CityHonolulu
Period12/12/1712/15/17

Fingerprint

Magnetic couplings
Polychlorinated biphenyls
Inductance
Networks (circuits)
Field effect transistors
Deterioration

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Matsumoto, R., Aikawa, K., Konishi, A., Umetami, K., & Hiraki, E. (2018). Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package. In 2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017 (Vol. 2017-December, pp. 559-566). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PEDS.2017.8289182

Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package. / Matsumoto, Ryunosuke; Aikawa, Kyota; Konishi, Akihiro; Umetami, Kazuhiro; Hiraki, Eiji.

2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017. Vol. 2017-December Institute of Electrical and Electronics Engineers Inc., 2018. p. 559-566.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsumoto, R, Aikawa, K, Konishi, A, Umetami, K & Hiraki, E 2018, Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package. in 2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017. vol. 2017-December, Institute of Electrical and Electronics Engineers Inc., pp. 559-566, 12th IEEE International Conference on Power Electronics and Drive Systems, PEDS 2017, Honolulu, United States, 12/12/17. https://doi.org/10.1109/PEDS.2017.8289182
Matsumoto R, Aikawa K, Konishi A, Umetami K, Hiraki E. Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package. In 2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017. Vol. 2017-December. Institute of Electrical and Electronics Engineers Inc. 2018. p. 559-566 https://doi.org/10.1109/PEDS.2017.8289182
Matsumoto, Ryunosuke ; Aikawa, Kyota ; Konishi, Akihiro ; Umetami, Kazuhiro ; Hiraki, Eiji. / Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package. 2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017. Vol. 2017-December Institute of Electrical and Electronics Engineers Inc., 2018. pp. 559-566
@inproceedings{e9a7315910ff4ca0a0e4a01d6ea51505,
title = "Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package",
abstract = "Recently, the common source inductance (CSI) is regarded as one of the most important obstacles for achieving ultrafast switching of switching converters. The CSI is pointed out to be a major cause of deterioration of the switching speed and false triggering. Therefore, many design instructions of next generation switching devices, such as GaN-FETs and SiC-MOSFETs, have pointed out the necessity to reduce the CSI. Certainly, many of the next generation switching devices are provided in surface mount packages in order to enable PCB designers to minimize the CSI by eliminating the common source path. However, the parasitic magnetic coupling between the gating circuit and the power circuit may still add the CSI, although preceding studies have scarcely reported how greatly the PCB layout can affect the CSI and the switching waveforms. This paper experimentally evaluated the impact of the parasitic magnetic coupling of the PCB layout on the CSI of the surface mount package and on the switching waveforms. As a result, the parasitic magnetic coupling was found to cause the major difference in the CSI. In addition, large difference in the turn-off switching waveforms was found to be caused by the difference in the magnetic coupling. The reason is also analyzed and discussed in this paper, suggesting importance of appropriate design of the parasitic magnetic coupling in the PCB layout.",
author = "Ryunosuke Matsumoto and Kyota Aikawa and Akihiro Konishi and Kazuhiro Umetami and Eiji Hiraki",
year = "2018",
month = "2",
day = "9",
doi = "10.1109/PEDS.2017.8289182",
language = "English",
volume = "2017-December",
pages = "559--566",
booktitle = "2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Evaluation of impact of parasitic magnetic coupling in PCB layout on common source inductance of surface mounted package

AU - Matsumoto, Ryunosuke

AU - Aikawa, Kyota

AU - Konishi, Akihiro

AU - Umetami, Kazuhiro

AU - Hiraki, Eiji

PY - 2018/2/9

Y1 - 2018/2/9

N2 - Recently, the common source inductance (CSI) is regarded as one of the most important obstacles for achieving ultrafast switching of switching converters. The CSI is pointed out to be a major cause of deterioration of the switching speed and false triggering. Therefore, many design instructions of next generation switching devices, such as GaN-FETs and SiC-MOSFETs, have pointed out the necessity to reduce the CSI. Certainly, many of the next generation switching devices are provided in surface mount packages in order to enable PCB designers to minimize the CSI by eliminating the common source path. However, the parasitic magnetic coupling between the gating circuit and the power circuit may still add the CSI, although preceding studies have scarcely reported how greatly the PCB layout can affect the CSI and the switching waveforms. This paper experimentally evaluated the impact of the parasitic magnetic coupling of the PCB layout on the CSI of the surface mount package and on the switching waveforms. As a result, the parasitic magnetic coupling was found to cause the major difference in the CSI. In addition, large difference in the turn-off switching waveforms was found to be caused by the difference in the magnetic coupling. The reason is also analyzed and discussed in this paper, suggesting importance of appropriate design of the parasitic magnetic coupling in the PCB layout.

AB - Recently, the common source inductance (CSI) is regarded as one of the most important obstacles for achieving ultrafast switching of switching converters. The CSI is pointed out to be a major cause of deterioration of the switching speed and false triggering. Therefore, many design instructions of next generation switching devices, such as GaN-FETs and SiC-MOSFETs, have pointed out the necessity to reduce the CSI. Certainly, many of the next generation switching devices are provided in surface mount packages in order to enable PCB designers to minimize the CSI by eliminating the common source path. However, the parasitic magnetic coupling between the gating circuit and the power circuit may still add the CSI, although preceding studies have scarcely reported how greatly the PCB layout can affect the CSI and the switching waveforms. This paper experimentally evaluated the impact of the parasitic magnetic coupling of the PCB layout on the CSI of the surface mount package and on the switching waveforms. As a result, the parasitic magnetic coupling was found to cause the major difference in the CSI. In addition, large difference in the turn-off switching waveforms was found to be caused by the difference in the magnetic coupling. The reason is also analyzed and discussed in this paper, suggesting importance of appropriate design of the parasitic magnetic coupling in the PCB layout.

UR - http://www.scopus.com/inward/record.url?scp=85045257725&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85045257725&partnerID=8YFLogxK

U2 - 10.1109/PEDS.2017.8289182

DO - 10.1109/PEDS.2017.8289182

M3 - Conference contribution

VL - 2017-December

SP - 559

EP - 566

BT - 2017 IEEE 12th International Conference on Power Electronics and Drive Systems, PEDS 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -