EMC macro-modeling of CMOS inverter using LECCS-I/O model with additional current source

Kengo Iokibe, Akihiro Ohsaki, Yoshitaka Toyota, Ryuji Koga, Osami Wada

Research output: Contribution to journalConference article

Abstract

The authors investigated an EMC macro-model of the CMOS logic inverter gate, named LECCS-I/O that consists of linear equivalent circuit and current sources. This paper modifies the macro-model by adding another current source to express the short-circuit current in the inverter. The macro-model was determined from SPICE calculations of impedance and power current by using a device model of an inverter IC. The modified model was tested with several load capacitances in SPICE simulation. The results showed that the macro-model predicts the power current with good accuracy in the range up to 3 GHz except for frequencies at which inductances of the package and of traces on printed circuit board and capacitance of the load caused resonances.

Original languageEnglish
Article number4652105
JournalIEEE International Symposium on Electromagnetic Compatibility
Volume2008-January
DOIs
Publication statusPublished - Jan 1 2008
Event2008 IEEE International Symposium on Electromagnetic Compatibility, EMC 2008 - Detroit, MI, Germany
Duration: Aug 18 2008Aug 22 2008

Fingerprint

Electromagnetic compatibility
Macros
CMOS
SPICE
Capacitance
capacitance
linear circuits
Logic gates
printed circuits
circuit boards
short circuit currents
equivalent circuits
inductance
Equivalent circuits
Printed circuit boards
Inductance
Short circuit currents
logic
impedance
simulation

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

EMC macro-modeling of CMOS inverter using LECCS-I/O model with additional current source. / Iokibe, Kengo; Ohsaki, Akihiro; Toyota, Yoshitaka; Koga, Ryuji; Wada, Osami.

In: IEEE International Symposium on Electromagnetic Compatibility, Vol. 2008-January, 4652105, 01.01.2008.

Research output: Contribution to journalConference article

@article{76645f386223489388b84fa4e24390fa,
title = "EMC macro-modeling of CMOS inverter using LECCS-I/O model with additional current source",
abstract = "The authors investigated an EMC macro-model of the CMOS logic inverter gate, named LECCS-I/O that consists of linear equivalent circuit and current sources. This paper modifies the macro-model by adding another current source to express the short-circuit current in the inverter. The macro-model was determined from SPICE calculations of impedance and power current by using a device model of an inverter IC. The modified model was tested with several load capacitances in SPICE simulation. The results showed that the macro-model predicts the power current with good accuracy in the range up to 3 GHz except for frequencies at which inductances of the package and of traces on printed circuit board and capacitance of the load caused resonances.",
author = "Kengo Iokibe and Akihiro Ohsaki and Yoshitaka Toyota and Ryuji Koga and Osami Wada",
year = "2008",
month = "1",
day = "1",
doi = "10.1109/ISEMC.2008.4652105",
language = "English",
volume = "2008-January",
journal = "IEEE International Symposium on Electromagnetic Compatibility",
issn = "0190-1494",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - EMC macro-modeling of CMOS inverter using LECCS-I/O model with additional current source

AU - Iokibe, Kengo

AU - Ohsaki, Akihiro

AU - Toyota, Yoshitaka

AU - Koga, Ryuji

AU - Wada, Osami

PY - 2008/1/1

Y1 - 2008/1/1

N2 - The authors investigated an EMC macro-model of the CMOS logic inverter gate, named LECCS-I/O that consists of linear equivalent circuit and current sources. This paper modifies the macro-model by adding another current source to express the short-circuit current in the inverter. The macro-model was determined from SPICE calculations of impedance and power current by using a device model of an inverter IC. The modified model was tested with several load capacitances in SPICE simulation. The results showed that the macro-model predicts the power current with good accuracy in the range up to 3 GHz except for frequencies at which inductances of the package and of traces on printed circuit board and capacitance of the load caused resonances.

AB - The authors investigated an EMC macro-model of the CMOS logic inverter gate, named LECCS-I/O that consists of linear equivalent circuit and current sources. This paper modifies the macro-model by adding another current source to express the short-circuit current in the inverter. The macro-model was determined from SPICE calculations of impedance and power current by using a device model of an inverter IC. The modified model was tested with several load capacitances in SPICE simulation. The results showed that the macro-model predicts the power current with good accuracy in the range up to 3 GHz except for frequencies at which inductances of the package and of traces on printed circuit board and capacitance of the load caused resonances.

UR - http://www.scopus.com/inward/record.url?scp=85057761731&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85057761731&partnerID=8YFLogxK

U2 - 10.1109/ISEMC.2008.4652105

DO - 10.1109/ISEMC.2008.4652105

M3 - Conference article

AN - SCOPUS:85057761731

VL - 2008-January

JO - IEEE International Symposium on Electromagnetic Compatibility

JF - IEEE International Symposium on Electromagnetic Compatibility

SN - 0190-1494

M1 - 4652105

ER -