Dynamically reconfigurable logic LSI - PCA-1

H. Ito, R. Konishi, H. Nakada, K. Oguri, Akira Nagoya, N. Imlig, K. Nagami, T. Shiozawa, M. Inamori

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

This paper describes the realization of a dynamically reconfigurable logic LSI based on a novel parallel computer architecture. The key point of the architecture is its dual-structured cell array to enable dynamic and autonomous reconfiguration of the logic circuit. The LSI was completed with successfully introducing two specific features: fully asynchronous logic circuits and homogeneous structure using only LUTs.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages103-106
Number of pages4
EditionCIRCUITS SYMP.
Publication statusPublished - 2001
Externally publishedYes
Event2001 VLSI Circuits Symposium - Kyoto, Japan
Duration: Jun 14 2001Jun 16 2001

Other

Other2001 VLSI Circuits Symposium
CountryJapan
CityKyoto
Period6/14/016/16/01

Fingerprint

Logic circuits
Computer architecture

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ito, H., Konishi, R., Nakada, H., Oguri, K., Nagoya, A., Imlig, N., ... Inamori, M. (2001). Dynamically reconfigurable logic LSI - PCA-1. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (CIRCUITS SYMP. ed., pp. 103-106)

Dynamically reconfigurable logic LSI - PCA-1. / Ito, H.; Konishi, R.; Nakada, H.; Oguri, K.; Nagoya, Akira; Imlig, N.; Nagami, K.; Shiozawa, T.; Inamori, M.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. p. 103-106.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ito, H, Konishi, R, Nakada, H, Oguri, K, Nagoya, A, Imlig, N, Nagami, K, Shiozawa, T & Inamori, M 2001, Dynamically reconfigurable logic LSI - PCA-1. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. edn, pp. 103-106, 2001 VLSI Circuits Symposium, Kyoto, Japan, 6/14/01.
Ito H, Konishi R, Nakada H, Oguri K, Nagoya A, Imlig N et al. Dynamically reconfigurable logic LSI - PCA-1. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. p. 103-106
Ito, H. ; Konishi, R. ; Nakada, H. ; Oguri, K. ; Nagoya, Akira ; Imlig, N. ; Nagami, K. ; Shiozawa, T. ; Inamori, M. / Dynamically reconfigurable logic LSI - PCA-1. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. pp. 103-106
@inproceedings{fd23d88f4b5e4df0a1837526ae8f9640,
title = "Dynamically reconfigurable logic LSI - PCA-1",
abstract = "This paper describes the realization of a dynamically reconfigurable logic LSI based on a novel parallel computer architecture. The key point of the architecture is its dual-structured cell array to enable dynamic and autonomous reconfiguration of the logic circuit. The LSI was completed with successfully introducing two specific features: fully asynchronous logic circuits and homogeneous structure using only LUTs.",
author = "H. Ito and R. Konishi and H. Nakada and K. Oguri and Akira Nagoya and N. Imlig and K. Nagami and T. Shiozawa and M. Inamori",
year = "2001",
language = "English",
pages = "103--106",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",
edition = "CIRCUITS SYMP.",

}

TY - GEN

T1 - Dynamically reconfigurable logic LSI - PCA-1

AU - Ito, H.

AU - Konishi, R.

AU - Nakada, H.

AU - Oguri, K.

AU - Nagoya, Akira

AU - Imlig, N.

AU - Nagami, K.

AU - Shiozawa, T.

AU - Inamori, M.

PY - 2001

Y1 - 2001

N2 - This paper describes the realization of a dynamically reconfigurable logic LSI based on a novel parallel computer architecture. The key point of the architecture is its dual-structured cell array to enable dynamic and autonomous reconfiguration of the logic circuit. The LSI was completed with successfully introducing two specific features: fully asynchronous logic circuits and homogeneous structure using only LUTs.

AB - This paper describes the realization of a dynamically reconfigurable logic LSI based on a novel parallel computer architecture. The key point of the architecture is its dual-structured cell array to enable dynamic and autonomous reconfiguration of the logic circuit. The LSI was completed with successfully introducing two specific features: fully asynchronous logic circuits and homogeneous structure using only LUTs.

UR - http://www.scopus.com/inward/record.url?scp=0034790369&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034790369&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0034790369

SP - 103

EP - 106

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -