DIPS-11/5E SERIES PROCESSOR.

Shizuo Shiokawa, Akihiko Matsumoto, Akira Nagoya, Kazuo Tajiri

Research output: Contribution to journalArticle

Abstract

This paper describes the hardware features and performance improvement techniques employed in the central processing unit of the new DIPS-11/5E series. Internal performance is 2. 5 to 3 times higher than that of the earlier DIPS-11/5 series thanks to use of advanced high-speed, high-density logic LSIs (2000-5000 gates/chip), as well as improved hardware architectures. Extensive LSI also use results in lower power consumption, more compact size, and greater reliability. The dyadic configuration allows each model to be upgraded over a wide range. DIPS architecture has been extended while maintaining compatibility with earlier models. New features are an extended addressing architecture, and high-speed virtual machine functions supported by hardware.

Original languageEnglish
Pages (from-to)57-65
Number of pages9
JournalDenki Tsushin Kenkyujo kenkyu jitsuyoka hokoku
Volume36
Issue number1
Publication statusPublished - 1987
Externally publishedYes

Fingerprint

Hardware
Computer hardware
Program processors
Electric power utilization
Virtual machine

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Shiokawa, S., Matsumoto, A., Nagoya, A., & Tajiri, K. (1987). DIPS-11/5E SERIES PROCESSOR. Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, 36(1), 57-65.

DIPS-11/5E SERIES PROCESSOR. / Shiokawa, Shizuo; Matsumoto, Akihiko; Nagoya, Akira; Tajiri, Kazuo.

In: Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, Vol. 36, No. 1, 1987, p. 57-65.

Research output: Contribution to journalArticle

Shiokawa, S, Matsumoto, A, Nagoya, A & Tajiri, K 1987, 'DIPS-11/5E SERIES PROCESSOR.', Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, vol. 36, no. 1, pp. 57-65.
Shiokawa, Shizuo ; Matsumoto, Akihiko ; Nagoya, Akira ; Tajiri, Kazuo. / DIPS-11/5E SERIES PROCESSOR. In: Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku. 1987 ; Vol. 36, No. 1. pp. 57-65.
@article{0e92969d39b045beb3ff80ac15a9009e,
title = "DIPS-11/5E SERIES PROCESSOR.",
abstract = "This paper describes the hardware features and performance improvement techniques employed in the central processing unit of the new DIPS-11/5E series. Internal performance is 2. 5 to 3 times higher than that of the earlier DIPS-11/5 series thanks to use of advanced high-speed, high-density logic LSIs (2000-5000 gates/chip), as well as improved hardware architectures. Extensive LSI also use results in lower power consumption, more compact size, and greater reliability. The dyadic configuration allows each model to be upgraded over a wide range. DIPS architecture has been extended while maintaining compatibility with earlier models. New features are an extended addressing architecture, and high-speed virtual machine functions supported by hardware.",
author = "Shizuo Shiokawa and Akihiko Matsumoto and Akira Nagoya and Kazuo Tajiri",
year = "1987",
language = "English",
volume = "36",
pages = "57--65",
journal = "Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku",
issn = "0415-3200",
number = "1",

}

TY - JOUR

T1 - DIPS-11/5E SERIES PROCESSOR.

AU - Shiokawa, Shizuo

AU - Matsumoto, Akihiko

AU - Nagoya, Akira

AU - Tajiri, Kazuo

PY - 1987

Y1 - 1987

N2 - This paper describes the hardware features and performance improvement techniques employed in the central processing unit of the new DIPS-11/5E series. Internal performance is 2. 5 to 3 times higher than that of the earlier DIPS-11/5 series thanks to use of advanced high-speed, high-density logic LSIs (2000-5000 gates/chip), as well as improved hardware architectures. Extensive LSI also use results in lower power consumption, more compact size, and greater reliability. The dyadic configuration allows each model to be upgraded over a wide range. DIPS architecture has been extended while maintaining compatibility with earlier models. New features are an extended addressing architecture, and high-speed virtual machine functions supported by hardware.

AB - This paper describes the hardware features and performance improvement techniques employed in the central processing unit of the new DIPS-11/5E series. Internal performance is 2. 5 to 3 times higher than that of the earlier DIPS-11/5 series thanks to use of advanced high-speed, high-density logic LSIs (2000-5000 gates/chip), as well as improved hardware architectures. Extensive LSI also use results in lower power consumption, more compact size, and greater reliability. The dyadic configuration allows each model to be upgraded over a wide range. DIPS architecture has been extended while maintaining compatibility with earlier models. New features are an extended addressing architecture, and high-speed virtual machine functions supported by hardware.

UR - http://www.scopus.com/inward/record.url?scp=0023168259&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023168259&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0023168259

VL - 36

SP - 57

EP - 65

JO - Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku

JF - Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku

SN - 0415-3200

IS - 1

ER -