Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks

M. Watanabe; F. Kobayashi

doi:10.1109/SOC.2003.1241524

Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks

M. Watanabe, F. Kobayashi

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

An optically differential reconfigurable gate array (ODRGA) was developed to achieve a partial dynamic reconfiguration capability. This paper proposes a novel optically and electrically controlled logic block structure suitable for ODRGAs. In addition, it presents a design of an optically differential reconfigurable gate array VLSI chip with 4 optically and electrically controlled logic blocks, 5 switching matrices, and 12 optically and electrically controlled I/O bits using 0.35 μm 3-metal CMOS technology.

Original language	English
Title of host publication	Proceedings - IEEE International SOC Conference, SOCC 2003
Editors	Dong S. Ha, Richard Auletta, John Chickanosky
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	287-288
Number of pages	2
ISBN (Electronic)	0780381823, 9780780381827
DOIs	https://doi.org/10.1109/SOC.2003.1241524
Publication status	Published - 2003
Externally published	Yes
Event	IEEE International SOC Conference, SOCC 2003 - Portland, United States Duration: Sept 17 2003 → Sept 20 2003

Publication series

Name	Proceedings - IEEE International SOC Conference, SOCC 2003

Conference

Conference	IEEE International SOC Conference, SOCC 2003
Country/Territory	United States
City	Portland
Period	9/17/03 → 9/20/03

Keywords

CMOS logic circuits
CMOS technology
Holographic optical components
Holography
Logic arrays
Optical arrays
Optical control
Optical devices
Reconfigurable logic
Very large scale integration

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/SOC.2003.1241524

Cite this

Watanabe, M., & Kobayashi, F. (2003). Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks. In D. S. Ha, R. Auletta, & J. Chickanosky (Eds.), Proceedings - IEEE International SOC Conference, SOCC 2003 (pp. 287-288). [1241524] (Proceedings - IEEE International SOC Conference, SOCC 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SOC.2003.1241524

Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks. / Watanabe, M.; Kobayashi, F.

Proceedings - IEEE International SOC Conference, SOCC 2003. ed. / Dong S. Ha; Richard Auletta; John Chickanosky. Institute of Electrical and Electronics Engineers Inc., 2003. p. 287-288 1241524 (Proceedings - IEEE International SOC Conference, SOCC 2003).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Watanabe, M & Kobayashi, F 2003, Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks. in DS Ha, R Auletta & J Chickanosky (eds), Proceedings - IEEE International SOC Conference, SOCC 2003., 1241524, Proceedings - IEEE International SOC Conference, SOCC 2003, Institute of Electrical and Electronics Engineers Inc., pp. 287-288, IEEE International SOC Conference, SOCC 2003, Portland, United States, 9/17/03. https://doi.org/10.1109/SOC.2003.1241524

Watanabe M, Kobayashi F. Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks. In Ha DS, Auletta R, Chickanosky J, editors, Proceedings - IEEE International SOC Conference, SOCC 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 287-288. 1241524. (Proceedings - IEEE International SOC Conference, SOCC 2003). doi: 10.1109/SOC.2003.1241524

Watanabe, M. ; Kobayashi, F. / Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks. Proceedings - IEEE International SOC Conference, SOCC 2003. editor / Dong S. Ha ; Richard Auletta ; John Chickanosky. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 287-288 (Proceedings - IEEE International SOC Conference, SOCC 2003).

@inproceedings{f0f12fbf7ddc4a10b0e0fda8280678fb,

title = "Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks",

abstract = "An optically differential reconfigurable gate array (ODRGA) was developed to achieve a partial dynamic reconfiguration capability. This paper proposes a novel optically and electrically controlled logic block structure suitable for ODRGAs. In addition, it presents a design of an optically differential reconfigurable gate array VLSI chip with 4 optically and electrically controlled logic blocks, 5 switching matrices, and 12 optically and electrically controlled I/O bits using 0.35 μm 3-metal CMOS technology.",

keywords = "CMOS logic circuits, CMOS technology, Holographic optical components, Holography, Logic arrays, Optical arrays, Optical control, Optical devices, Reconfigurable logic, Very large scale integration",

author = "M. Watanabe and F. Kobayashi",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; IEEE International SOC Conference, SOCC 2003 ; Conference date: 17-09-2003 Through 20-09-2003",

year = "2003",

doi = "10.1109/SOC.2003.1241524",

language = "English",

series = "Proceedings - IEEE International SOC Conference, SOCC 2003",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "287--288",

editor = "Ha, {Dong S.} and Richard Auletta and John Chickanosky",

booktitle = "Proceedings - IEEE International SOC Conference, SOCC 2003",

}

TY - GEN

T1 - Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks

AU - Watanabe, M.

AU - Kobayashi, F.

PY - 2003

Y1 - 2003

N2 - An optically differential reconfigurable gate array (ODRGA) was developed to achieve a partial dynamic reconfiguration capability. This paper proposes a novel optically and electrically controlled logic block structure suitable for ODRGAs. In addition, it presents a design of an optically differential reconfigurable gate array VLSI chip with 4 optically and electrically controlled logic blocks, 5 switching matrices, and 12 optically and electrically controlled I/O bits using 0.35 μm 3-metal CMOS technology.

AB - An optically differential reconfigurable gate array (ODRGA) was developed to achieve a partial dynamic reconfiguration capability. This paper proposes a novel optically and electrically controlled logic block structure suitable for ODRGAs. In addition, it presents a design of an optically differential reconfigurable gate array VLSI chip with 4 optically and electrically controlled logic blocks, 5 switching matrices, and 12 optically and electrically controlled I/O bits using 0.35 μm 3-metal CMOS technology.

KW - CMOS logic circuits

KW - CMOS technology

KW - Holographic optical components

KW - Holography

KW - Logic arrays

KW - Optical arrays

KW - Optical control

KW - Optical devices

KW - Reconfigurable logic

KW - Very large scale integration

UR - http://www.scopus.com/inward/record.url?scp=34748892592&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34748892592&partnerID=8YFLogxK

U2 - 10.1109/SOC.2003.1241524

DO - 10.1109/SOC.2003.1241524

M3 - Conference contribution

AN - SCOPUS:34748892592

T3 - Proceedings - IEEE International SOC Conference, SOCC 2003

SP - 287

EP - 288

BT - Proceedings - IEEE International SOC Conference, SOCC 2003

A2 - Ha, Dong S.

A2 - Auletta, Richard

A2 - Chickanosky, John

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International SOC Conference, SOCC 2003

Y2 - 17 September 2003 through 20 September 2003

ER -

Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this