Design and performance of 32-kbit/s π/4-QPSK VLMS MLSE equalizer

Satoshi Denno, Yoichi Saito

Research output: Contribution to journalArticle

Abstract

This article considers an adaptive maximum-likelihood sequence estimation (MLSE) equalizer that can process signals at high speed and discusses its implementation in hardware, together with its performance. The variable-gain least-mean-square (VLMS) algorithm, for which circuit construction is relatively easy, is used for channel estimation. The estimation process is applied to each state to improve tracking performance. The subinterval sampling structure is used to avoid performance deterioration due to the sampling phase. As the first step, pipeline processing for efficient channel estimation and sequence estimation, as well as reduction of computational complexity by avoiding matrix manipulation in the fractional-interval VLMS algorithm, are discussed. The experimentally constructed VLMS-MLSE equalizer can process the air interface for a 384-kbit/s π/4-QPSK signal in real time at 32 kbit/s. It is shown that the floor error in the two-wave Rayleigh fading channel with a delay spread of 500 ns can be reduced to 10-5 or less and that a diversity gain of 5 dB is realized for BER = 10-3. When the experimentally constructed equalizer is applied to a selective diversity receiver system, the same performance is experimentally demonstrated as the theoretical value for delayed detection when there is no delayed wave in the same channel.

Original languageEnglish
Pages (from-to)47-56
Number of pages10
JournalElectronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume83
Issue number5
Publication statusPublished - 2000
Externally publishedYes

Fingerprint

Quadrature phase shift keying
Equalizers
Maximum likelihood
Channel estimation
Sampling
Rayleigh fading
Fading channels
Deterioration
Computational complexity
Pipelines
Hardware
Networks (circuits)
Processing
Air

Keywords

  • Equalizer
  • Fractional interval sampling
  • Hardware
  • High-speed mobile communication
  • MLSE
  • Pipeline processing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

@article{cfd739d039a9425f8ee3a0c908e40e16,
title = "Design and performance of 32-kbit/s π/4-QPSK VLMS MLSE equalizer",
abstract = "This article considers an adaptive maximum-likelihood sequence estimation (MLSE) equalizer that can process signals at high speed and discusses its implementation in hardware, together with its performance. The variable-gain least-mean-square (VLMS) algorithm, for which circuit construction is relatively easy, is used for channel estimation. The estimation process is applied to each state to improve tracking performance. The subinterval sampling structure is used to avoid performance deterioration due to the sampling phase. As the first step, pipeline processing for efficient channel estimation and sequence estimation, as well as reduction of computational complexity by avoiding matrix manipulation in the fractional-interval VLMS algorithm, are discussed. The experimentally constructed VLMS-MLSE equalizer can process the air interface for a 384-kbit/s π/4-QPSK signal in real time at 32 kbit/s. It is shown that the floor error in the two-wave Rayleigh fading channel with a delay spread of 500 ns can be reduced to 10-5 or less and that a diversity gain of 5 dB is realized for BER = 10-3. When the experimentally constructed equalizer is applied to a selective diversity receiver system, the same performance is experimentally demonstrated as the theoretical value for delayed detection when there is no delayed wave in the same channel.",
keywords = "Equalizer, Fractional interval sampling, Hardware, High-speed mobile communication, MLSE, Pipeline processing",
author = "Satoshi Denno and Yoichi Saito",
year = "2000",
language = "English",
volume = "83",
pages = "47--56",
journal = "Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "8756-6621",
publisher = "John Wiley and Sons Inc.",
number = "5",

}

TY - JOUR

T1 - Design and performance of 32-kbit/s π/4-QPSK VLMS MLSE equalizer

AU - Denno, Satoshi

AU - Saito, Yoichi

PY - 2000

Y1 - 2000

N2 - This article considers an adaptive maximum-likelihood sequence estimation (MLSE) equalizer that can process signals at high speed and discusses its implementation in hardware, together with its performance. The variable-gain least-mean-square (VLMS) algorithm, for which circuit construction is relatively easy, is used for channel estimation. The estimation process is applied to each state to improve tracking performance. The subinterval sampling structure is used to avoid performance deterioration due to the sampling phase. As the first step, pipeline processing for efficient channel estimation and sequence estimation, as well as reduction of computational complexity by avoiding matrix manipulation in the fractional-interval VLMS algorithm, are discussed. The experimentally constructed VLMS-MLSE equalizer can process the air interface for a 384-kbit/s π/4-QPSK signal in real time at 32 kbit/s. It is shown that the floor error in the two-wave Rayleigh fading channel with a delay spread of 500 ns can be reduced to 10-5 or less and that a diversity gain of 5 dB is realized for BER = 10-3. When the experimentally constructed equalizer is applied to a selective diversity receiver system, the same performance is experimentally demonstrated as the theoretical value for delayed detection when there is no delayed wave in the same channel.

AB - This article considers an adaptive maximum-likelihood sequence estimation (MLSE) equalizer that can process signals at high speed and discusses its implementation in hardware, together with its performance. The variable-gain least-mean-square (VLMS) algorithm, for which circuit construction is relatively easy, is used for channel estimation. The estimation process is applied to each state to improve tracking performance. The subinterval sampling structure is used to avoid performance deterioration due to the sampling phase. As the first step, pipeline processing for efficient channel estimation and sequence estimation, as well as reduction of computational complexity by avoiding matrix manipulation in the fractional-interval VLMS algorithm, are discussed. The experimentally constructed VLMS-MLSE equalizer can process the air interface for a 384-kbit/s π/4-QPSK signal in real time at 32 kbit/s. It is shown that the floor error in the two-wave Rayleigh fading channel with a delay spread of 500 ns can be reduced to 10-5 or less and that a diversity gain of 5 dB is realized for BER = 10-3. When the experimentally constructed equalizer is applied to a selective diversity receiver system, the same performance is experimentally demonstrated as the theoretical value for delayed detection when there is no delayed wave in the same channel.

KW - Equalizer

KW - Fractional interval sampling

KW - Hardware

KW - High-speed mobile communication

KW - MLSE

KW - Pipeline processing

UR - http://www.scopus.com/inward/record.url?scp=24044494040&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=24044494040&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:24044494040

VL - 83

SP - 47

EP - 56

JO - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 8756-6621

IS - 5

ER -