TY - GEN
T1 - An optically differential reconfigurable gate array using a 0.18 μm CMOS process
AU - Watanabe, Minoru
AU - Kobayashi, Fuminori
PY - 2004
Y1 - 2004
N2 - This paper presents the design of a high-density optically differential reconfigurable gate array (ODRGA) using a 0.18μm - 5 Metal CMOS process technology. ODRGA is a type of Field Programmable Gate Arrays (FPGAs). However, unlike conventional FPGAs, ODRGAs are reconfigured optically using an external optical system. Although ODRGAs have already been fabricated using a 0.35μm - 3 Metal CMOS process technology, their gate-density remains unsatisfactory. For that reason, a new ODRGA-VLSI chip with four logic blocks, five switching matrices, and 16 I/O bits was fabricated on a 7.82mm2 chip using more advanced process technology. This paper presents the detailed design of a fabricated ODRGA-VLSI chip, the optical reconfiguration circuit, the gate array structure, the CAD layout, and an ODRGA-VLSI chip mounted on an estimation board. This study also includes experimental results regarding the reconfiguration period.
AB - This paper presents the design of a high-density optically differential reconfigurable gate array (ODRGA) using a 0.18μm - 5 Metal CMOS process technology. ODRGA is a type of Field Programmable Gate Arrays (FPGAs). However, unlike conventional FPGAs, ODRGAs are reconfigured optically using an external optical system. Although ODRGAs have already been fabricated using a 0.35μm - 3 Metal CMOS process technology, their gate-density remains unsatisfactory. For that reason, a new ODRGA-VLSI chip with four logic blocks, five switching matrices, and 16 I/O bits was fabricated on a 7.82mm2 chip using more advanced process technology. This paper presents the detailed design of a fabricated ODRGA-VLSI chip, the optical reconfiguration circuit, the gate array structure, the CAD layout, and an ODRGA-VLSI chip mounted on an estimation board. This study also includes experimental results regarding the reconfiguration period.
UR - http://www.scopus.com/inward/record.url?scp=14844286126&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=14844286126&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:14844286126
SN - 0780384458
T3 - Proceedings - IEEE International SOC Conference
SP - 281
EP - 284
BT - Proceedings - IEEE International SOC Conference
A2 - Chickanosky, J.
A2 - Ha, D.
A2 - Auletta, R.
T2 - Proceedings - IEEE International SOC Conference
Y2 - 12 September 2004 through 15 September 2004
ER -