A threshold logic-based reconfigurable logic element with a new programming technology

Kazuo Aoyama; Hiroshi Sawada; Akira Nagoya; Kazuo Nakajima

doi:10.1007/3-540-44614-1_71

A threshold logic-based reconfigurable logic element with a new programming technology

Kazuo Aoyama, Hiroshi Sawada, Akira Nagoya, Kazuo Nakajima

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

8 Citations (Scopus)

Abstract

We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.

Original language	English
Title of host publication	Field-Programmable Logic and Applications
Subtitle of host publication	The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings
Editors	Reiner W. Hartenstein, Herbert Grunbacher
Publisher	Springer Verlag
Pages	665-674
Number of pages	10
ISBN (Print)	3540678999, 9783540678991
DOIs	https://doi.org/10.1007/3-540-44614-1_71
Publication status	Published - 2000
Externally published	Yes
Event	10th International Conference on Field-Programmable Logic and Applications, FPL 2000 - Villach, Austria Duration: Aug 27 2000 → Aug 30 2000

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	1896
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	10th International Conference on Field-Programmable Logic and Applications, FPL 2000
Country/Territory	Austria
City	Villach
Period	8/27/00 → 8/30/00

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Access to Document

10.1007/3-540-44614-1_71

Cite this

Aoyama, K., Sawada, H., Nagoya, A., & Nakajima, K. (2000). A threshold logic-based reconfigurable logic element with a new programming technology. In R. W. Hartenstein, & H. Grunbacher (Eds.), Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings (pp. 665-674). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1896). Springer Verlag. https://doi.org/10.1007/3-540-44614-1_71

A threshold logic-based reconfigurable logic element with a new programming technology. / Aoyama, Kazuo; Sawada, Hiroshi; Nagoya, Akira; Nakajima, Kazuo.

Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings. ed. / Reiner W. Hartenstein; Herbert Grunbacher. Springer Verlag, 2000. p. 665-674 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1896).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Aoyama, K, Sawada, H, Nagoya, A & Nakajima, K 2000, A threshold logic-based reconfigurable logic element with a new programming technology. in RW Hartenstein & H Grunbacher (eds), Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 1896, Springer Verlag, pp. 665-674, 10th International Conference on Field-Programmable Logic and Applications, FPL 2000, Villach, Austria, 8/27/00. https://doi.org/10.1007/3-540-44614-1_71

Aoyama K, Sawada H, Nagoya A, Nakajima K. A threshold logic-based reconfigurable logic element with a new programming technology. In Hartenstein RW, Grunbacher H, editors, Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings. Springer Verlag. 2000. p. 665-674. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/3-540-44614-1_71

Aoyama, Kazuo ; Sawada, Hiroshi ; Nagoya, Akira ; Nakajima, Kazuo. / A threshold logic-based reconfigurable logic element with a new programming technology. Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing - 10th International Conference, FPL 2000, Proceedings. editor / Reiner W. Hartenstein ; Herbert Grunbacher. Springer Verlag, 2000. pp. 665-674 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{5e75a5f19baf4a0e81617173a4deda39,

title = "A threshold logic-based reconfigurable logic element with a new programming technology",

abstract = "We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.",

author = "Kazuo Aoyama and Hiroshi Sawada and Akira Nagoya and Kazuo Nakajima",

note = "Publisher Copyright: {\textcopyright} Springer-Verlag Berlin Heidelberg 2000.; 10th International Conference on Field-Programmable Logic and Applications, FPL 2000 ; Conference date: 27-08-2000 Through 30-08-2000",

year = "2000",

doi = "10.1007/3-540-44614-1_71",

language = "English",

isbn = "3540678999",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "665--674",

editor = "Hartenstein, {Reiner W.} and Herbert Grunbacher",

booktitle = "Field-Programmable Logic and Applications",

}

TY - GEN

T1 - A threshold logic-based reconfigurable logic element with a new programming technology

AU - Aoyama, Kazuo

AU - Sawada, Hiroshi

AU - Nagoya, Akira

AU - Nakajima, Kazuo

N1 - Publisher Copyright: © Springer-Verlag Berlin Heidelberg 2000.

PY - 2000

Y1 - 2000

N2 - We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.

AB - We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.

UR - http://www.scopus.com/inward/record.url?scp=20044362663&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=20044362663&partnerID=8YFLogxK

U2 - 10.1007/3-540-44614-1_71

DO - 10.1007/3-540-44614-1_71

M3 - Conference contribution

AN - SCOPUS:20044362663

SN - 3540678999

SN - 9783540678991

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 665

EP - 674

BT - Field-Programmable Logic and Applications

A2 - Hartenstein, Reiner W.

A2 - Grunbacher, Herbert

PB - Springer Verlag

T2 - 10th International Conference on Field-Programmable Logic and Applications, FPL 2000

Y2 - 27 August 2000 through 30 August 2000

ER -

A threshold logic-based reconfigurable logic element with a new programming technology

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this