A non-feeack neuron filter algorithm for separated board-level routing problems in FPGA-based logic emulation systems

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)3342-3347
Number of pages6
JournalIEEE International Joint Conference on Neural Networks
Publication statusPublished - 1999

Cite this