A low-complexity hardware implementation of compressed sensing-based channel estimation for ISDB-T system

Rian Ferdian, Yafei Hou, Minoru Okada

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Compressed sensing (CS) is one of the hottest research topics in the sparse signal reconstruction problem. But CS implementation has a drawback of high computational complexity due to calculation between large size of matrices. In this paper, we will propose a low-complexity CS hardware realization for channel estimation in the integrated services digital broadcasting-terrestrial (ISDB-T) system using several optimization methods to reduce the implementation complexity of CS usage. Since the ISDB-T is based on orthogonal frequency division and multiplexing system, the measurement matrix of CS computation is a truncated discrete Fourier transform (DFT) matrix. We can exploit the symmetrical property of this DFT matrix to significantly reduce its multiplication complexity and random access memory usage. To achieve fast reconstruction period, this paper also provides a hardware architecture for the proposed method and its realization in field programmable gate array. The simulation results show that the proposed methods can achieve lower complexity CS-based channel estimation with almost the identical system performance with the conventional method. Moreover, the realized hardware can achieve the fastest execution time compare to that of other existing methods.

Original languageEnglish
Article number7637036
Pages (from-to)92-102
Number of pages11
JournalIEEE Transactions on Broadcasting
Volume63
Issue number1
DOIs
Publication statusPublished - Mar 1 2017
Externally publishedYes

Fingerprint

Compressed sensing
Channel estimation
Broadcasting
Hardware
Discrete Fourier transforms
Signal reconstruction
Multiplexing
Field programmable gate arrays (FPGA)
Computational complexity
Data storage equipment

Keywords

  • Channel estimation
  • compressed sensing
  • FPGA implementation
  • ISDB-T
  • orthogonal matching pursuit

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

A low-complexity hardware implementation of compressed sensing-based channel estimation for ISDB-T system. / Ferdian, Rian; Hou, Yafei; Okada, Minoru.

In: IEEE Transactions on Broadcasting, Vol. 63, No. 1, 7637036, 01.03.2017, p. 92-102.

Research output: Contribution to journalArticle

@article{b77b9327ddae43e8b2820e074fdd52ca,
title = "A low-complexity hardware implementation of compressed sensing-based channel estimation for ISDB-T system",
abstract = "Compressed sensing (CS) is one of the hottest research topics in the sparse signal reconstruction problem. But CS implementation has a drawback of high computational complexity due to calculation between large size of matrices. In this paper, we will propose a low-complexity CS hardware realization for channel estimation in the integrated services digital broadcasting-terrestrial (ISDB-T) system using several optimization methods to reduce the implementation complexity of CS usage. Since the ISDB-T is based on orthogonal frequency division and multiplexing system, the measurement matrix of CS computation is a truncated discrete Fourier transform (DFT) matrix. We can exploit the symmetrical property of this DFT matrix to significantly reduce its multiplication complexity and random access memory usage. To achieve fast reconstruction period, this paper also provides a hardware architecture for the proposed method and its realization in field programmable gate array. The simulation results show that the proposed methods can achieve lower complexity CS-based channel estimation with almost the identical system performance with the conventional method. Moreover, the realized hardware can achieve the fastest execution time compare to that of other existing methods.",
keywords = "Channel estimation, compressed sensing, FPGA implementation, ISDB-T, orthogonal matching pursuit",
author = "Rian Ferdian and Yafei Hou and Minoru Okada",
year = "2017",
month = "3",
day = "1",
doi = "10.1109/TBC.2016.2617286",
language = "English",
volume = "63",
pages = "92--102",
journal = "IEEE Transactions on Broadcasting",
issn = "0018-9316",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A low-complexity hardware implementation of compressed sensing-based channel estimation for ISDB-T system

AU - Ferdian, Rian

AU - Hou, Yafei

AU - Okada, Minoru

PY - 2017/3/1

Y1 - 2017/3/1

N2 - Compressed sensing (CS) is one of the hottest research topics in the sparse signal reconstruction problem. But CS implementation has a drawback of high computational complexity due to calculation between large size of matrices. In this paper, we will propose a low-complexity CS hardware realization for channel estimation in the integrated services digital broadcasting-terrestrial (ISDB-T) system using several optimization methods to reduce the implementation complexity of CS usage. Since the ISDB-T is based on orthogonal frequency division and multiplexing system, the measurement matrix of CS computation is a truncated discrete Fourier transform (DFT) matrix. We can exploit the symmetrical property of this DFT matrix to significantly reduce its multiplication complexity and random access memory usage. To achieve fast reconstruction period, this paper also provides a hardware architecture for the proposed method and its realization in field programmable gate array. The simulation results show that the proposed methods can achieve lower complexity CS-based channel estimation with almost the identical system performance with the conventional method. Moreover, the realized hardware can achieve the fastest execution time compare to that of other existing methods.

AB - Compressed sensing (CS) is one of the hottest research topics in the sparse signal reconstruction problem. But CS implementation has a drawback of high computational complexity due to calculation between large size of matrices. In this paper, we will propose a low-complexity CS hardware realization for channel estimation in the integrated services digital broadcasting-terrestrial (ISDB-T) system using several optimization methods to reduce the implementation complexity of CS usage. Since the ISDB-T is based on orthogonal frequency division and multiplexing system, the measurement matrix of CS computation is a truncated discrete Fourier transform (DFT) matrix. We can exploit the symmetrical property of this DFT matrix to significantly reduce its multiplication complexity and random access memory usage. To achieve fast reconstruction period, this paper also provides a hardware architecture for the proposed method and its realization in field programmable gate array. The simulation results show that the proposed methods can achieve lower complexity CS-based channel estimation with almost the identical system performance with the conventional method. Moreover, the realized hardware can achieve the fastest execution time compare to that of other existing methods.

KW - Channel estimation

KW - compressed sensing

KW - FPGA implementation

KW - ISDB-T

KW - orthogonal matching pursuit

UR - http://www.scopus.com/inward/record.url?scp=85017633121&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85017633121&partnerID=8YFLogxK

U2 - 10.1109/TBC.2016.2617286

DO - 10.1109/TBC.2016.2617286

M3 - Article

VL - 63

SP - 92

EP - 102

JO - IEEE Transactions on Broadcasting

JF - IEEE Transactions on Broadcasting

SN - 0018-9316

IS - 1

M1 - 7637036

ER -