A global routing technique for wave-steered design methodology

Nobuo Funabiki, A. Singh, A. Mukherjee, M. Marek-Sadowska

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Wave-Steering is a new circuit design methodology to realize high throughput circuits by embedding layout friendly structures in silicon. Latches guarantee correct signal arrival times at the input of synthesized modules and maintain the high throughput of operation. This paper presents a global routing technique for networks of wave-steered blocks. Latches can be distributed along interconnects. Their number depends on net topologies and signal ordering at the inputs of wave steered blocks. here, we route nets using Steiner tree heuristics and determine signal ordering and latch positions on interconnect. The problem of total latch number minimization is solved using SAT formulation. Experimental results on benchmark circuits show the efficiency of our technique. We achieve on average a 40% latch reduction at minimum latency over un-optimized circuits operating at 250 MHz in 0.25 μm CMOS technology.

Original languageEnglish
Title of host publicationProceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages430-436
Number of pages7
ISBN (Electronic)0769512399, 9780769512396
DOIs
Publication statusPublished - 2001
EventEuromicro Symposium on Digital Systems Design, DSD 2001 - Warsaw, Poland
Duration: Sep 4 2001Sep 6 2001

Other

OtherEuromicro Symposium on Digital Systems Design, DSD 2001
CountryPoland
CityWarsaw
Period9/4/019/6/01

Fingerprint

Networks (circuits)
Throughput
Flip flop circuits
Topology
Silicon

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Funabiki, N., Singh, A., Mukherjee, A., & Marek-Sadowska, M. (2001). A global routing technique for wave-steered design methodology. In Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001 (pp. 430-436). [952358] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/DSD.2001.952358

A global routing technique for wave-steered design methodology. / Funabiki, Nobuo; Singh, A.; Mukherjee, A.; Marek-Sadowska, M.

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001. Institute of Electrical and Electronics Engineers Inc., 2001. p. 430-436 952358.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Funabiki, N, Singh, A, Mukherjee, A & Marek-Sadowska, M 2001, A global routing technique for wave-steered design methodology. in Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001., 952358, Institute of Electrical and Electronics Engineers Inc., pp. 430-436, Euromicro Symposium on Digital Systems Design, DSD 2001, Warsaw, Poland, 9/4/01. https://doi.org/10.1109/DSD.2001.952358
Funabiki N, Singh A, Mukherjee A, Marek-Sadowska M. A global routing technique for wave-steered design methodology. In Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001. Institute of Electrical and Electronics Engineers Inc. 2001. p. 430-436. 952358 https://doi.org/10.1109/DSD.2001.952358
Funabiki, Nobuo ; Singh, A. ; Mukherjee, A. ; Marek-Sadowska, M. / A global routing technique for wave-steered design methodology. Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001. Institute of Electrical and Electronics Engineers Inc., 2001. pp. 430-436
@inproceedings{e5bc2ecb97884098b53c313df746c66c,
title = "A global routing technique for wave-steered design methodology",
abstract = "Wave-Steering is a new circuit design methodology to realize high throughput circuits by embedding layout friendly structures in silicon. Latches guarantee correct signal arrival times at the input of synthesized modules and maintain the high throughput of operation. This paper presents a global routing technique for networks of wave-steered blocks. Latches can be distributed along interconnects. Their number depends on net topologies and signal ordering at the inputs of wave steered blocks. here, we route nets using Steiner tree heuristics and determine signal ordering and latch positions on interconnect. The problem of total latch number minimization is solved using SAT formulation. Experimental results on benchmark circuits show the efficiency of our technique. We achieve on average a 40{\%} latch reduction at minimum latency over un-optimized circuits operating at 250 MHz in 0.25 μm CMOS technology.",
author = "Nobuo Funabiki and A. Singh and A. Mukherjee and M. Marek-Sadowska",
year = "2001",
doi = "10.1109/DSD.2001.952358",
language = "English",
pages = "430--436",
booktitle = "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A global routing technique for wave-steered design methodology

AU - Funabiki, Nobuo

AU - Singh, A.

AU - Mukherjee, A.

AU - Marek-Sadowska, M.

PY - 2001

Y1 - 2001

N2 - Wave-Steering is a new circuit design methodology to realize high throughput circuits by embedding layout friendly structures in silicon. Latches guarantee correct signal arrival times at the input of synthesized modules and maintain the high throughput of operation. This paper presents a global routing technique for networks of wave-steered blocks. Latches can be distributed along interconnects. Their number depends on net topologies and signal ordering at the inputs of wave steered blocks. here, we route nets using Steiner tree heuristics and determine signal ordering and latch positions on interconnect. The problem of total latch number minimization is solved using SAT formulation. Experimental results on benchmark circuits show the efficiency of our technique. We achieve on average a 40% latch reduction at minimum latency over un-optimized circuits operating at 250 MHz in 0.25 μm CMOS technology.

AB - Wave-Steering is a new circuit design methodology to realize high throughput circuits by embedding layout friendly structures in silicon. Latches guarantee correct signal arrival times at the input of synthesized modules and maintain the high throughput of operation. This paper presents a global routing technique for networks of wave-steered blocks. Latches can be distributed along interconnects. Their number depends on net topologies and signal ordering at the inputs of wave steered blocks. here, we route nets using Steiner tree heuristics and determine signal ordering and latch positions on interconnect. The problem of total latch number minimization is solved using SAT formulation. Experimental results on benchmark circuits show the efficiency of our technique. We achieve on average a 40% latch reduction at minimum latency over un-optimized circuits operating at 250 MHz in 0.25 μm CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=84969540969&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84969540969&partnerID=8YFLogxK

U2 - 10.1109/DSD.2001.952358

DO - 10.1109/DSD.2001.952358

M3 - Conference contribution

AN - SCOPUS:84969540969

SP - 430

EP - 436

BT - Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

PB - Institute of Electrical and Electronics Engineers Inc.

ER -