A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems

Shinya Honda, Daisuke Umehara, Taro Hayasaki, Satoshi Denno, Masahiro Morikura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Citations (Scopus)

Abstract

In-home PLC (Power Line Communication) is one of the most attractive in-home networkings. However, there are a lot of technical issues for the realization of PLC with high rate and high reliability. These issues include the influence of frequency selective and linear periodically time-variant (LPTV) channel synchronized with commercial power supply. In particular, we show that some kind of switching power devices impact deep and deterministic time selectivity for power line channels. The combination of OFDM (Orthogonal Frequency Division Multiplexing) and bit loading algorithm is a powerful tool to increase the bit rate or reliability for quasi-static frequency selective channels including power line channels. However, a quick response will be required for the execution of bit loading algorithm since power line channels are synchronized with commercial power supply. In this paper, we propose a fast bit loading algorithm based on the fractional knapsack algorithm to enhance the bit rate under the condition that the transmitted power is constant. Furthermore, we evaluate the achievable bit rate of the proposed algorithm for the SNR over a power line channel and compare it with the achievable bit rate based on water filling theory.

Original languageEnglish
Title of host publicationIEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications
Pages336-341
Number of pages6
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 IEEE International Symposium on Power Line Communications and Its Applications, IEEE ISPLC 2008 - Jeju Island, Korea, Republic of
Duration: Apr 2 2008Apr 4 2008

Other

Other2008 IEEE International Symposium on Power Line Communications and Its Applications, IEEE ISPLC 2008
CountryKorea, Republic of
CityJeju Island
Period4/2/084/4/08

Fingerprint

communication system
Communication systems
supply
communication
networking
Communication
Orthogonal frequency division multiplexing
water
Water
time

Keywords

  • Bit loading algorithm
  • Fractional knapsack algorithm
  • LPTV channel
  • OFDM
  • Power line communication
  • Water filling theory

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Communication

Cite this

Honda, S., Umehara, D., Hayasaki, T., Denno, S., & Morikura, M. (2008). A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems. In IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications (pp. 336-341). [4510450] https://doi.org/10.1109/ISPLC.2008.4510450

A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems. / Honda, Shinya; Umehara, Daisuke; Hayasaki, Taro; Denno, Satoshi; Morikura, Masahiro.

IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications. 2008. p. 336-341 4510450.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Honda, S, Umehara, D, Hayasaki, T, Denno, S & Morikura, M 2008, A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems. in IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications., 4510450, pp. 336-341, 2008 IEEE International Symposium on Power Line Communications and Its Applications, IEEE ISPLC 2008, Jeju Island, Korea, Republic of, 4/2/08. https://doi.org/10.1109/ISPLC.2008.4510450
Honda S, Umehara D, Hayasaki T, Denno S, Morikura M. A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems. In IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications. 2008. p. 336-341. 4510450 https://doi.org/10.1109/ISPLC.2008.4510450
Honda, Shinya ; Umehara, Daisuke ; Hayasaki, Taro ; Denno, Satoshi ; Morikura, Masahiro. / A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems. IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications. 2008. pp. 336-341
@inproceedings{6155bcdee8944445b2f2e03515d5f0cd,
title = "A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems",
abstract = "In-home PLC (Power Line Communication) is one of the most attractive in-home networkings. However, there are a lot of technical issues for the realization of PLC with high rate and high reliability. These issues include the influence of frequency selective and linear periodically time-variant (LPTV) channel synchronized with commercial power supply. In particular, we show that some kind of switching power devices impact deep and deterministic time selectivity for power line channels. The combination of OFDM (Orthogonal Frequency Division Multiplexing) and bit loading algorithm is a powerful tool to increase the bit rate or reliability for quasi-static frequency selective channels including power line channels. However, a quick response will be required for the execution of bit loading algorithm since power line channels are synchronized with commercial power supply. In this paper, we propose a fast bit loading algorithm based on the fractional knapsack algorithm to enhance the bit rate under the condition that the transmitted power is constant. Furthermore, we evaluate the achievable bit rate of the proposed algorithm for the SNR over a power line channel and compare it with the achievable bit rate based on water filling theory.",
keywords = "Bit loading algorithm, Fractional knapsack algorithm, LPTV channel, OFDM, Power line communication, Water filling theory",
author = "Shinya Honda and Daisuke Umehara and Taro Hayasaki and Satoshi Denno and Masahiro Morikura",
year = "2008",
doi = "10.1109/ISPLC.2008.4510450",
language = "English",
isbn = "9781424419760",
pages = "336--341",
booktitle = "IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications",

}

TY - GEN

T1 - A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems

AU - Honda, Shinya

AU - Umehara, Daisuke

AU - Hayasaki, Taro

AU - Denno, Satoshi

AU - Morikura, Masahiro

PY - 2008

Y1 - 2008

N2 - In-home PLC (Power Line Communication) is one of the most attractive in-home networkings. However, there are a lot of technical issues for the realization of PLC with high rate and high reliability. These issues include the influence of frequency selective and linear periodically time-variant (LPTV) channel synchronized with commercial power supply. In particular, we show that some kind of switching power devices impact deep and deterministic time selectivity for power line channels. The combination of OFDM (Orthogonal Frequency Division Multiplexing) and bit loading algorithm is a powerful tool to increase the bit rate or reliability for quasi-static frequency selective channels including power line channels. However, a quick response will be required for the execution of bit loading algorithm since power line channels are synchronized with commercial power supply. In this paper, we propose a fast bit loading algorithm based on the fractional knapsack algorithm to enhance the bit rate under the condition that the transmitted power is constant. Furthermore, we evaluate the achievable bit rate of the proposed algorithm for the SNR over a power line channel and compare it with the achievable bit rate based on water filling theory.

AB - In-home PLC (Power Line Communication) is one of the most attractive in-home networkings. However, there are a lot of technical issues for the realization of PLC with high rate and high reliability. These issues include the influence of frequency selective and linear periodically time-variant (LPTV) channel synchronized with commercial power supply. In particular, we show that some kind of switching power devices impact deep and deterministic time selectivity for power line channels. The combination of OFDM (Orthogonal Frequency Division Multiplexing) and bit loading algorithm is a powerful tool to increase the bit rate or reliability for quasi-static frequency selective channels including power line channels. However, a quick response will be required for the execution of bit loading algorithm since power line channels are synchronized with commercial power supply. In this paper, we propose a fast bit loading algorithm based on the fractional knapsack algorithm to enhance the bit rate under the condition that the transmitted power is constant. Furthermore, we evaluate the achievable bit rate of the proposed algorithm for the SNR over a power line channel and compare it with the achievable bit rate based on water filling theory.

KW - Bit loading algorithm

KW - Fractional knapsack algorithm

KW - LPTV channel

KW - OFDM

KW - Power line communication

KW - Water filling theory

UR - http://www.scopus.com/inward/record.url?scp=51249089475&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51249089475&partnerID=8YFLogxK

U2 - 10.1109/ISPLC.2008.4510450

DO - 10.1109/ISPLC.2008.4510450

M3 - Conference contribution

AN - SCOPUS:51249089475

SN - 9781424419760

SP - 336

EP - 341

BT - IEEE ISPLC 2008 - 2008 IEEE International Symposium on Power Line Communications and Its Applications

ER -