A design guideline of parasitic inductance for preventing oscillatory false triggering of fast switching GaN-FET

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Gallium nitride field-effect transistors (GaN-FETs) are attractive devices because of its low on-state resistance and fast switching capability. However, they can suffer from false triggering caused by fast switching. Particularly, a disastrous oscillation of repetitive false triggering can occur after a turn-off, which may deteriorate the reliability of power converters. To address this issue, we give a design guideline to prevent this phenomenon. We analyze a simple circuit model to derive the condition of occurrence of this phenomenon, which is then verified experimentally. Results show that the parasitic inductance of the gating circuit, Lg, and that of the decoupling circuit, Ld, should be designed so that the LC resonance frequency of Lg and the gate–source capacitance of the GaN-FET does not coincide with that of Ld and the drain–source capacitance, respectively.

Original languageEnglish
Pages (from-to)S84-S90
JournalIEEJ Transactions on Electrical and Electronic Engineering
Volume11
DOIs
Publication statusPublished - Dec 1 2016

Fingerprint

Gallium nitride
Field effect transistors
Inductance
Networks (circuits)
Capacitance
Power converters

Keywords

  • false triggering
  • GaN-FET
  • parasitic inductance
  • self turn-on
  • self-oscillation
  • switching noise

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{3ecf37353b384a33aefe6cb37ed288f0,
title = "A design guideline of parasitic inductance for preventing oscillatory false triggering of fast switching GaN-FET",
abstract = "Gallium nitride field-effect transistors (GaN-FETs) are attractive devices because of its low on-state resistance and fast switching capability. However, they can suffer from false triggering caused by fast switching. Particularly, a disastrous oscillation of repetitive false triggering can occur after a turn-off, which may deteriorate the reliability of power converters. To address this issue, we give a design guideline to prevent this phenomenon. We analyze a simple circuit model to derive the condition of occurrence of this phenomenon, which is then verified experimentally. Results show that the parasitic inductance of the gating circuit, Lg, and that of the decoupling circuit, Ld, should be designed so that the LC resonance frequency of Lg and the gate–source capacitance of the GaN-FET does not coincide with that of Ld and the drain–source capacitance, respectively.",
keywords = "false triggering, GaN-FET, parasitic inductance, self turn-on, self-oscillation, switching noise",
author = "Kazuhiro Umetani and Keisuke Yagyu and Eiji Hiraki",
year = "2016",
month = "12",
day = "1",
doi = "10.1002/tee.22339",
language = "English",
volume = "11",
pages = "S84--S90",
journal = "IEEJ Transactions on Electrical and Electronic Engineering",
issn = "1931-4973",
publisher = "John Wiley and Sons Inc.",

}

TY - JOUR

T1 - A design guideline of parasitic inductance for preventing oscillatory false triggering of fast switching GaN-FET

AU - Umetani, Kazuhiro

AU - Yagyu, Keisuke

AU - Hiraki, Eiji

PY - 2016/12/1

Y1 - 2016/12/1

N2 - Gallium nitride field-effect transistors (GaN-FETs) are attractive devices because of its low on-state resistance and fast switching capability. However, they can suffer from false triggering caused by fast switching. Particularly, a disastrous oscillation of repetitive false triggering can occur after a turn-off, which may deteriorate the reliability of power converters. To address this issue, we give a design guideline to prevent this phenomenon. We analyze a simple circuit model to derive the condition of occurrence of this phenomenon, which is then verified experimentally. Results show that the parasitic inductance of the gating circuit, Lg, and that of the decoupling circuit, Ld, should be designed so that the LC resonance frequency of Lg and the gate–source capacitance of the GaN-FET does not coincide with that of Ld and the drain–source capacitance, respectively.

AB - Gallium nitride field-effect transistors (GaN-FETs) are attractive devices because of its low on-state resistance and fast switching capability. However, they can suffer from false triggering caused by fast switching. Particularly, a disastrous oscillation of repetitive false triggering can occur after a turn-off, which may deteriorate the reliability of power converters. To address this issue, we give a design guideline to prevent this phenomenon. We analyze a simple circuit model to derive the condition of occurrence of this phenomenon, which is then verified experimentally. Results show that the parasitic inductance of the gating circuit, Lg, and that of the decoupling circuit, Ld, should be designed so that the LC resonance frequency of Lg and the gate–source capacitance of the GaN-FET does not coincide with that of Ld and the drain–source capacitance, respectively.

KW - false triggering

KW - GaN-FET

KW - parasitic inductance

KW - self turn-on

KW - self-oscillation

KW - switching noise

UR - http://www.scopus.com/inward/record.url?scp=85003876082&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85003876082&partnerID=8YFLogxK

U2 - 10.1002/tee.22339

DO - 10.1002/tee.22339

M3 - Article

AN - SCOPUS:85003876082

VL - 11

SP - S84-S90

JO - IEEJ Transactions on Electrical and Electronic Engineering

JF - IEEJ Transactions on Electrical and Electronic Engineering

SN - 1931-4973

ER -