100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications

Yushi Shirato; Kiyoshi Kobayashi; Satoshi Denno

doi:10.1109/4.938368

100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications

Yushi Shirato, Kiyoshi Kobayashi, Satoshi Denno

Research output: Contribution to journal › Article

1 Citation (Scopus)

Abstract

A single-chip 100-Mbit/s burst-operation two-tap maximum likelihood sequence estimation (MLSE) equalizer LSI for QPSK signals is introduced. It also supports two-branch diversity combining. Three new techniques are used to realize this fast equalizer LSI: the quantized variable-gain least mean squares (VLMS) algorithm, which has small processing delay with fast convergence characteristics; a simple complex-valued multiplication scheme based on inverting the sign and switching the in-phase and quadrature-phase components; and a parallel structure to minimize the processing delay of path memory. The chip, containing 75 kgates, is manufactured using the 0.45-μm-CMOS gate array process. The supply voltage is 3.3 V. This LSI offers higher processing speed than any other conventional equalizer chip for mobile radio communications.

Original language	English
Pages (from-to)	1178-1185
Number of pages	8
Journal	IEEE Journal of Solid-State Circuits
Volume	36
Issue number	8
DOIs	https://doi.org/10.1109/4.938368
Publication status	Published - Aug 1 2001
Externally published	Yes

Keywords

Burst operation
CMOS gate array
Frequency-selective fading
LSI
MLSE equalizer
QPSK scheme
VLMS algorithm
Wide-band mobile radio communication

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/4.938368

Fingerprint Dive into the research topics of '100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications'. Together they form a unique fingerprint.

Cite this

Shirato, Y., Kobayashi, K., & Denno, S. (2001). 100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications. IEEE Journal of Solid-State Circuits, 36(8), 1178-1185. https://doi.org/10.1109/4.938368

@article{3f3712f5ad554739898738a353ac8418,

title = "100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications",

abstract = "A single-chip 100-Mbit/s burst-operation two-tap maximum likelihood sequence estimation (MLSE) equalizer LSI for QPSK signals is introduced. It also supports two-branch diversity combining. Three new techniques are used to realize this fast equalizer LSI: the quantized variable-gain least mean squares (VLMS) algorithm, which has small processing delay with fast convergence characteristics; a simple complex-valued multiplication scheme based on inverting the sign and switching the in-phase and quadrature-phase components; and a parallel structure to minimize the processing delay of path memory. The chip, containing 75 kgates, is manufactured using the 0.45-μm-CMOS gate array process. The supply voltage is 3.3 V. This LSI offers higher processing speed than any other conventional equalizer chip for mobile radio communications.",

keywords = "Burst operation, CMOS gate array, Frequency-selective fading, LSI, MLSE equalizer, QPSK scheme, VLMS algorithm, Wide-band mobile radio communication",

author = "Yushi Shirato and Kiyoshi Kobayashi and Satoshi Denno",

year = "2001",

month = aug,

day = "1",

doi = "10.1109/4.938368",

language = "English",

volume = "36",

pages = "1178--1185",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "8",

}

TY - JOUR

T1 - 100-Mbit/s single-chip Q-VLMS MLSE equalizer LSI for TDMA mobile radio communications

AU - Shirato, Yushi

AU - Kobayashi, Kiyoshi

AU - Denno, Satoshi

PY - 2001/8/1

Y1 - 2001/8/1

N2 - A single-chip 100-Mbit/s burst-operation two-tap maximum likelihood sequence estimation (MLSE) equalizer LSI for QPSK signals is introduced. It also supports two-branch diversity combining. Three new techniques are used to realize this fast equalizer LSI: the quantized variable-gain least mean squares (VLMS) algorithm, which has small processing delay with fast convergence characteristics; a simple complex-valued multiplication scheme based on inverting the sign and switching the in-phase and quadrature-phase components; and a parallel structure to minimize the processing delay of path memory. The chip, containing 75 kgates, is manufactured using the 0.45-μm-CMOS gate array process. The supply voltage is 3.3 V. This LSI offers higher processing speed than any other conventional equalizer chip for mobile radio communications.

AB - A single-chip 100-Mbit/s burst-operation two-tap maximum likelihood sequence estimation (MLSE) equalizer LSI for QPSK signals is introduced. It also supports two-branch diversity combining. Three new techniques are used to realize this fast equalizer LSI: the quantized variable-gain least mean squares (VLMS) algorithm, which has small processing delay with fast convergence characteristics; a simple complex-valued multiplication scheme based on inverting the sign and switching the in-phase and quadrature-phase components; and a parallel structure to minimize the processing delay of path memory. The chip, containing 75 kgates, is manufactured using the 0.45-μm-CMOS gate array process. The supply voltage is 3.3 V. This LSI offers higher processing speed than any other conventional equalizer chip for mobile radio communications.

KW - Burst operation

KW - CMOS gate array

KW - Frequency-selective fading

KW - LSI

KW - MLSE equalizer

KW - QPSK scheme

KW - VLMS algorithm

KW - Wide-band mobile radio communication

UR - http://www.scopus.com/inward/record.url?scp=0035429442&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035429442&partnerID=8YFLogxK

U2 - 10.1109/4.938368

DO - 10.1109/4.938368

M3 - Article

AN - SCOPUS:0035429442

VL - 36

SP - 1178

EP - 1185

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 8

ER -