• 65 Citations
  • 3 h-Index
19942016
If you made any changes in Pure these will be visible here soon.

Research Output 1994 2016

  • 65 Citations
  • 3 h-Index
  • 31 Article
  • 5 Conference contribution
2016

Analysis of side-channel information leaking behavior in cryptographic circuit using internal current source

Iokibe, K., Tai, N., Kagotani, H., Onishi, H., Toyota, Y. & Watanabe, T., 2016, In : IEEJ Transactions on Fundamentals and Materials. 136, 6, p. 365-371 7 p.

Research output: Contribution to journalArticle

Networks (circuits)
Field programmable gate arrays (FPGA)
Hamming distance
Electric potential
Electric power distribution

FPGA implementation of various elliptic curve pairings over odd characteristic field with non supersingular curves

Nogami, Y., Kagotani, H., Iokibe, K., Miyatake, H. & Narita, T., Apr 1 2016, In : IEICE Transactions on Information and Systems. E99D, 4, p. 805-815 11 p.

Research output: Contribution to journalArticle

Cryptography
Field programmable gate arrays (FPGA)
Torsional stress
Hardware
2014
1 Citation (Scopus)

Analysis on equivalent current source of AES-128 circuit for HD power model verification

Iokibe, K., Maeshima, K., Kagotani, H., Nogami, Y., Toyota, Y. & Watanabe, T., Dec 23 2014, IEEE International Symposium on Electromagnetic Compatibility. Institute of Electrical and Electronics Engineers Inc., Vol. 2014-December. p. 302-305 4 p. 6997165

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hamming distance
Cryptography
Networks (circuits)
Noise abatement
Acoustic noise
3 Citations (Scopus)

Investigation in burst pulse injection method for fault based cryptanalysis

Iokibe, K., Maeshima, K., Kagotani, H., Nogami, Y., Toyota, Y. & Watanabe, T., Sep 15 2014, IEEE International Symposium on Electromagnetic Compatibility. September ed. Institute of Electrical and Electronics Engineers Inc., Vol. 2014-September. p. 743-747 5 p. 6899067

Research output: Chapter in Book/Report/Conference proceedingConference contribution

clocks
Clocks
bursts
injection
pulses
2007

制御フローグラフを用いた非同期式パイプライン合成

Kagotani, H., 2007, In : 電子情報通信学会論文誌D. Vol.J90D, issue 5, p. 1167-1177 11 p.

Research output: Contribution to journalArticle

2005
Display devices
Pixels
pixels
Chemical analysis
Data storage equipment

Superconductive logic circuits constructed by the use of two thresholds of SQUID

Kawai, M., Sato, Y., Kagotani, H. & Okamoto, T., Feb 2005, In : Systems and Computers in Japan. 36, 2, p. 42-50 9 p.

Research output: Contribution to journalArticle

Quantum Interference
Logic circuits
SQUIDs
Logic
SQUID
2004

Model analysis of coronary hemodynamics incorporating autoregulation

Kagiyama, M., Michinishi, H., Kagotani, H., Okamoto, T., Ogasawara, Y. & Kajiya, F., Dec 2004, In : Systems and Computers in Japan. 35, 14, p. 21-31 11 p.

Research output: Contribution to journalArticle

Hemodynamics
Model Analysis
Vessel
Coronary Circulation
Oxygen Consumption
2003
3 Citations (Scopus)

Asynchronous PipeRench: Architecture and performance evaluations

Kagotani, H. & Schmit, H., 2003, IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings. Institute of Electrical and Electronics Engineers Inc., Vol. 2003-January. p. 121-129 9 p. 1227248

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Performance Evaluation
Wire
Clocks
Dynamic Reconfiguration
Configuration

SQUIDの二つのしきい値を利用した超伝導論理回路の構成法

Kagotani, H., 2003, In : 電子情報通信学会論文誌D-I. Vol.J86-D-I, issue 12, p. 855-862 8 p.

Research output: Contribution to journalArticle

自動調節機能を考慮した冠循環血流動態のモデル論的解析

Kagotani, H., 2003, In : 電子情報通信学会論文誌D-II. Vol.J86-D-II, issue 10, p. 1502-1510 9 p.

Research output: Contribution to journalArticle

2001

Physiome of coronary circulation: Simulation of autoregulated coronary flow

Kagiyama, M., Ogasawara, Y., Hiramatsu, O., Tachibana, H., Kajiya, F., Kagotani, H. & Okamoto, T., 2001, Computers in Cardiology. p. 353-356 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Coronary Circulation
Needles
Observation
Pressure
Charge coupled devices
1 Citation (Scopus)

Synthesis of four-phase asynchronous control circuits from pipeline dependency graphs

Kagotani, H., Okamoto, T. & Nanya, T., 2001, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Institute of Electrical and Electronics Engineers Inc., Vol. 2001-January. p. 425-430 6 p. 913345

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Pipelines
Networks (circuits)
Specifications
Controllers
2000
Scheduling
Specifications
Networks (circuits)
Chemical analysis
Data flow graphs

Method of affine transformation for rectangular video image

Kagotani, H., Sato, Y., Takahara, Y. & Okamoto, T., Jun 30 2000, In : Systems and Computers in Japan. 31, 7, p. 75-85 11 p.

Research output: Contribution to journalArticle

Affine transformation
Data storage equipment
Module
Transformer
Partitioning

Systematic reducing of metastable operations in CMOS D flip-flops

Sato, Y., Yamasoto, Y., Saito, M., Kagotani, H., Okamoto, T. & Kawai, M., Mar 2000, In : Systems and Computers in Japan. 31, 3, p. 20-28 9 p.

Research output: Contribution to journalArticle

Flip flop circuits
Flip
Trigger
Phase Difference
Computer Simulation

競合処理用ジョセフソンフリップフロップの一構成法

Kagotani, H., 1999, In : 電子情報通信学会論文誌D-I. J82-D-I, 2, p. 441-445 5 p.

Research output: Contribution to journalArticle

1998

CMOS Dフリップフロップにおけるメタステーブル動作の組織的軽減法

Kagotani, H., 1998, In : 電子情報通信学会論文誌(D-1). J81-D-I, 9, p. 1090-1098 9 p.

Research output: Contribution to journalArticle

シンクロナイザの一性能評価法

Kagotani, H., 1998, In : 電子情報通信学会論文誌(D-1). J81-D-Ⅰ, 3, p. 292-302 11 p.

Research output: Contribution to journalArticle

信号変化生起条件判定のためのシンプレックス法の高速化

Kagotani, H., 1998, In : 電子情報通信学会論文誌(D-1). J81-D-I, 4, p. 417-427 11 p.

Research output: Contribution to journalArticle

長方形動画像のための1アフィン変換法

Kagotani, H., 1998, In : 電子情報通信学会論文誌(D-I). J81-D-I, 1, p. 11-20 10 p.

Research output: Contribution to journalArticle

1996
1 Citation (Scopus)

Performance Enhancement of Two-Phase Quasi-Delay-Insensitive Circuits

Kagotani, H., 1996, In : Systems and Computers in Japan. 27, 5, p. 39-46 8 p.

Research output: Contribution to journalArticle

1995

2相式非同期回路の高速化

Kagotani, H., 1995, In : 電子情報通信学会論文誌(D-I). J77-D-I, 4, p. 416-423 8 p.

Research output: Contribution to journalArticle

Synthesis of Two-Phase Quasi-Delay-Insensitive Circuits form Dependency Graphs

Kagotani, H., 1995, In : Systems and Computers in Japan. 26, 4, p. 11-19 9 p.

Research output: Contribution to journalArticle

Synthesis of two-phase quasi-delay-insensitive circuits from dependency graphs

Kagotani, H. & Nanya, T., Apr 1995, In : Systems and Computers in Japan. 26, 4, p. 11-18 8 p.

Research output: Contribution to journalArticle

Delay circuits
Dependency Graph
Synthesis
Networks (circuits)
Asynchronous Circuits
56 Citations (Scopus)

TITAC: Design of a Quasi-Delay-Insensitive Microprocessor

Nanya, T., Ueno, Y., Kagotani, H., Kuwako, M. & Takamura, A., 1994, In : IEEE Design & Test of Computers. 11, 2, p. 50-63 14 p.

Research output: Contribution to journalArticle

CMOS integrated circuits
Data transfer
Microcomputers
Microprocessor chips

依存性グラフを用いた2相式非同期回路の合成

Kagotani, H., 1994, In : 電子情報通信学会論文誌(D-I). J77-D-I, 8, p. 548-556 9 p.

Research output: Contribution to journalArticle